



Product Change Notification / SYST-27KQWQ390

Date:

28-Jul-2022

Product Category:

Memory

PCN Type:

Document Change

Notification Subject:

Data Sheet - 24AA256/24LC256/24FC256 256K I2C Serial EEPROM Data Sheet

Affected CPNs:

[SYST-27KQWQ390_Affected_CPN_07282022.pdf](#)

[SYST-27KQWQ390_Affected_CPN_07282022.csv](#)

Notification Text:

SYST-27KQWQ390

Microchip has released a new Datasheet for the 24AA256/24LC256/24FC256 256K I2C Serial EEPROM Data Sheet of devices. If you are using one of these devices please read the document located at [24AA256/24LC256/24FC256 256K I2C Serial EEPROM Data Sheet](#).

Notification Status: Final

Description of Change: Added 5-Lead SOT-23 package. Updated MSOP, PDIP, SOIC and SOIJ package drawings.

Impacts to Data Sheet: None

Change Implementation Status: Complete

Date Document Changes Effective: 28 Jul 2022

NOTE: Please be advised that this is a change to the document only the product has not been changed.

Markings to Distinguish Revised from Unrevised Devices: N/A

Attachments:

[24AA256/24LC256/24FC256 256K I2C Serial EEPROM Data Sheet](#)

Please contact your local [Microchip sales office](#) with questions or concerns regarding this notification.

Terms and Conditions:

If you wish to receive Microchip PCNs via email please register for our PCN email service at our [PCN home page](#) select register then fill in the required fields. You will find instructions about registering for Microchips PCN email service in the [PCN FAQ](#) section.

If you wish to change your PCN profile, including opt out, please go to the [PCN home page](#) select login and sign into your myMicrochip account. Select a profile option from the left navigation bar and make the applicable selections.

Affected Catalog Part Numbers (CPN)

24AA256-E/MF
24AA256-E/MS
24AA256-E/P
24AA256-E/SM
24AA256-E/SN
24AA256-E/ST
24AA256-I/MF
24AA256-I/MS
24AA256-I/MSRVE
24AA256-I/P
24AA256-I/S16K
24AA256-I/SM
24AA256-I/SN
24AA256-I/SNRVE
24AA256-I/ST
24AA256-I/STRVE
24AA256-I/W16K
24AA256-I/WF16K
24AA256/SM
24AA256SC-I/S16K
24AA256SC-I/W16K
24AA256SC-I/WF16K
24AA256SC/WF0815K
24AA256T-E/MF
24AA256T-E/MNY
24AA256T-E/MS
24AA256T-E/SM
24AA256T-E/SN
24AA256T-E/ST
24AA256T-E/ST16KVAO
24AA256T-I/CS16K
24AA256T-I/MF
24AA256T-I/MNY
24AA256T-I/MS
24AA256T-I/MSRVE
24AA256T-I/SM
24AA256T-I/SN
24AA256T-I/SN15KV04
24AA256T-I/SNRVE
24AA256T-I/ST
24AA256T-I/STRVE
24AA256T/SM
24AA256UID-I/P
24AA256UID-I/SN
24AA256UID-I/ST
24AA256UIDT-I/SN

24AA256UIDT-I/ST
24FC256-E/SN
24FC256-E/ST
24FC256-E/ST16KVAO
24FC256-I/MF
24FC256-I/MS
24FC256-I/P
24FC256-I/SM
24FC256-I/SN
24FC256-I/ST
24FC256T-E/SN
24FC256T-E/ST
24FC256T-E/ST16KVAO
24FC256T-I/MF
24FC256T-I/MNY
24FC256T-I/MS
24FC256T-I/SM
24FC256T-I/SN
24FC256T-I/ST
24LC256-E/MF
24LC256-E/MS
24LC256-E/P
24LC256-E/SM
24LC256-E/SN
24LC256-E/SN15KVAO
24LC256-E/SN16KV03
24LC256-E/ST
24LC256-E/ST16KVAO
24LC256-E/ST22K
24LC256-E/STRVE
24LC256-I/MF
24LC256-I/MS
24LC256-I/MSRVF
24LC256-I/P
24LC256-I/PG
24LC256-I/PREL15K
24LC256-I/PRELRVA
24LC256-I/PRVE
24LC256-I/S15K
24LC256-I/SM
24LC256-I/SM15KVAO
24LC256-I/SM22K
24LC256-I/SMG
24LC256-I/SMRVE
24LC256-I/SMRVF
24LC256-I/SN
24LC256-I/SN15KVAO
24LC256-I/SN22K
24LC256-I/SNG

24LC256-I/SNREL
24LC256-I/SNRVE
24LC256-I/ST
24LC256-I/STA31
24LC256-I/STG
24LC256-I/WF0815K
24LC256-I/WNB16K
24LC256SC-I/S16K
24LC256SC-I/W0815K
24LC256SC-I/W0816K
24LC256SC-I/W16K
24LC256SC-I/WF0516K
24LC256SC-I/WF0715K
24LC256SC-I/WF0716K
24LC256SC-I/WF0815K
24LC256SC-I/WF0816K
24LC256SC-I/WF16K
24LC256SC/WF0815K
24LC256SC/WF0816K
24LC256T-E/MF
24LC256T-E/MNY
24LC256T-E/MS
24LC256T-E/SM
24LC256T-E/SMRVF
24LC256T-E/SN
24LC256T-E/SN15KV02
24LC256T-E/SN15KV03
24LC256T-E/SN15KV05
24LC256T-E/SN15KVAO
24LC256T-E/SN16KV02
24LC256T-E/SN16KV03
24LC256T-E/SN16KV04
24LC256T-E/SN16KVAO
24LC256T-E/SNRVE
24LC256T-E/ST
24LC256T-E/ST16KVAO
24LC256T-E/ST22K
24LC256T-E/STRVE
24LC256T-I/MF
24LC256T-I/MNY
24LC256T-I/MS
24LC256T-I/MSRVF
24LC256T-I/SM
24LC256T-I/SM15KVAO
24LC256T-I/SM16KVAO
24LC256T-I/SM22K
24LC256T-I/SMG
24LC256T-I/SMRVE
24LC256T-I/SMRVF

24LC256T-I/SN
24LC256T-I/SN15KV01
24LC256T-I/SN15KVAO
24LC256T-I/SN16KV01
24LC256T-I/SN16KVAO
24LC256T-I/SN22K
24LC256T-I/SNRVE
24LC256T-I/SNRVF
24LC256T-I/ST
24LC256T-I/ST15KVAO
24LC256T-I/ST16KVAO
24LC256T-I/STA31

**MICROCHIP**

24AA256/24LC256/24FC256

256-Kbit I²C Serial EEPROM

Device Selection Table

Part Number	Vcc Range	Maximum Clock Frequency	Temperature Ranges	Available Packages
24AA256	1.7V-5.5V	400 kHz ⁽¹⁾	I, E	CS, MF, MS, P, SN, SM, MNY, ST
24LC256	2.5V-5.5V	400 kHz	I, E	MF, MS, P, SN, SM, MNY, ST
24FC256	1.7V-5.5V	1 MHz ⁽²⁾	I, E	MF, MS, P, OT, SN, SM, MNY, ST

Note 1: 100 kHz for Vcc < 2.5V.**2:** 400 kHz for Vcc < 2.5V.

Features

- Single Supply with Operation Down to 1.7V for 24AA256 and 24FC256 Devices, 2.5V for 24LC256 Devices
- Low-Power CMOS Technology:
 - Write current: 3 mA, maximum
 - Standby current: 1 μ A maximum (I-temp.)
- Two-Wire Serial Interface, I²C Compatible
- Cascadable up to Eight Devices
- Schmitt Trigger Inputs for Noise Suppression
- Output Slope Control to Eliminate Ground Bounce
- 100 kHz, 400 kHz and 1 MHz Compatibility
- Page Write Time: 5 ms, maximum
- Self-Timed Erase/Write Cycle
- 64-Byte Page Write Buffer
- Hardware Write-Protect
- ESD Protection >4000V
- More than One Million Erase/Write Cycles
- Data Retention >200 years
- Factory Programming Available
- RoHS Compliant
- Temperature Ranges:
 - Industrial (I): -40°C to +85°C
 - Extended (E): -40°C to +125°C
- Automotive AEC-Q100 Qualified

Packages


- 8-Ball CSP, 8-Lead DFN, 8-Lead MSOP, 8-Lead PDIP, 8-Lead SOIC, 8-Lead SOIJ, 8-Lead TDFN, 8-Lead TSSOP and 5-Lead SOT-23

Description

The Microchip Technology Inc. 24XX256⁽¹⁾ is a 32K x 8 (256-Kbit) Serial Electrically Erasable PROM (EEPROM), capable of operation across a broad voltage range (1.7V to 5.5V). It has been developed for advanced, low-power applications such as personal communications or data acquisition. This device also has a page write capability of up to 64 bytes of data. This device is capable of both random and sequential reads up to the 256K boundary. Functional address lines allow up to eight devices on the same bus, for up to 2 Mbit address space.


Note 1: 24XX256 is used in this document as a generic part number for the 24AA256/24LC256/24FC256 devices.

Package Types



24AA256/24LC256/24FC256

Block Diagram



24AA256/24LC256/24FC256

1.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings^(†)

V _{CC}	6.5V
All inputs and outputs w.r.t. V _{SS}	-0.6V to V _{CC} +1.0V
Storage temperature	-65°C to +150°C
Ambient temperature with power applied.....	-40°C to +125°C
ESD protection on all pins	≥4 kV

† **NOTICE:** Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

TABLE 1-1: DC CHARACTERISTICS

DC CHARACTERISTICS			Industrial (I): Vcc = +1.7V to 5.5V TA = -40°C to +85°C Extended (E): Vcc = +1.7V to 5.5V TA = -40°C to +125°C			
Param. No.	Symbol	Characteristic	Minimum	Maximum	Units	Conditions
D1	VIH	High-Level Input Voltage	0.7 Vcc	—	V	
D2	VIL	Low-Level Input Voltage	—	0.3 Vcc	V	Vcc ≥ 2.5V
			—	0.2 Vcc	V	Vcc < 2.5V
D3	VHYS	Hysteresis of Schmitt Trigger Inputs (SDA, SCL pins)	0.05 Vcc	—	V	Vcc ≥ 2.5V (Note 1)
D4	VOL	Low-Level Output Voltage	—	0.40	V	IoL = 3.0 mA @ Vcc = 4.5V IoL = 2.1 mA @ Vcc = 2.5V
D5	ILI	Input Leakage Current	—	±1	µA	VIN = Vss or Vcc, WP = Vss VIN = Vss or Vcc, WP = Vcc
D6	ILO	Output Leakage Current	—	±1	µA	VOUt = Vss or Vcc
D7	CIN, COUT	Pin Capacitance (all inputs/outputs)	—	10	pF	Vcc = 5.0V (Note 1) TA = +25°C, FCLK = 1 MHz
D8	Icc Read	Operating Current	—	400	µA	Vcc = 5.5V, SCL = 400 kHz
D9	Icc Write		—	3	mA	Vcc = 5.5V
D10	Iccs	Standby Current	—	1	µA	SDA = SCL = Vcc = 3.6V A0, A1, A2, WP = Vss, I-Temp.
			—	1.5	µA	SDA = SCL = Vcc = 5.5V A0, A1, A2, WP = Vss, I-Temp.
			—	5	µA	SDA = SCL = Vcc = 5.5V A0, A1, A2, WP = Vss, E-Temp.

Note 1: This parameter is periodically sampled and not 100% tested.

24AA256/24LC256/24FC256

TABLE 1-2: AC CHARACTERISTICS

AC CHARACTERISTICS			Industrial (I): V _{CC} = +1.7V to 5.5V		TA = -40°C to +85°C	
			Extended (E): V _{CC} = +1.7V to 5.5V		TA = -40°C to +125°C	
Param. No.	Symbol	Characteristic	Minimum	Maximum	Units	Conditions
1	FCLK	Clock Frequency	—	100	kHz	1.7V ≤ V _{CC} < 2.5V
			—	400	kHz	2.5V ≤ V _{CC} ≤ 5.5V
			—	400	kHz	1.7V ≤ V _{CC} < 2.5V (24FC256)
			—	1000	kHz	2.5V ≤ V _{CC} ≤ 5.5V (24FC256)
2	THIGH	Clock High Time	4000	—	ns	1.7V ≤ V _{CC} < 2.5V
			600	—	ns	2.5V ≤ V _{CC} ≤ 5.5V
			600	—	ns	1.7V ≤ V _{CC} < 2.5V (24FC256)
			500	—	ns	2.5V ≤ V _{CC} ≤ 5.5V (24FC256)
3	TLOW	Clock Low Time	4700	—	ns	1.7V ≤ V _{CC} < 2.5V
			1300	—	ns	2.5V ≤ V _{CC} ≤ 5.5V
			1300	—	ns	1.7V ≤ V _{CC} < 2.5V (24FC256)
			500	—	ns	2.5V ≤ V _{CC} ≤ 5.5V (24FC256)
4	TR	SDA and SCL Rise Time	—	1000	ns	1.7V ≤ V _{CC} < 2.5V (Note 1)
			—	300	ns	2.5V ≤ V _{CC} ≤ 5.5V (Note 1)
			—	300	ns	1.7V ≤ V _{CC} ≤ 5.5V (24FC256) (Note 1)
5	TF	SDA and SCL Fall Time	—	300	ns	All except 24FC256 (Note 1)
			—	100	ns	1.7V ≤ V _{CC} ≤ 5.5V (24FC256) (Note 1)
6	THD:STA	Start Condition Hold Time	4000	—	ns	1.7V ≤ V _{CC} < 2.5V
			600	—	ns	2.5V ≤ V _{CC} ≤ 5.5V
			600	—	ns	1.7V ≤ V _{CC} < 2.5V (24FC256)
			250	—	ns	2.5V ≤ V _{CC} ≤ 5.5V (24FC256)
7	TSU:STA	Start Condition Setup Time	4700	—	ns	1.7V ≤ V _{CC} < 2.5V
			600	—	ns	2.5V ≤ V _{CC} ≤ 5.5V
			600	—	ns	1.7V ≤ V _{CC} < 2.5V (24FC256)
			250	—	ns	2.5V ≤ V _{CC} ≤ 5.5V (24FC256)
8	THD:DAT	Data Input Hold Time	0	—	ns	Note 2
9	TSU:DAT	Data Input Setup Time	250	—	ns	1.7V ≤ V _{CC} < 2.5V
			100	—	ns	2.5V ≤ V _{CC} ≤ 5.5V
			100	—	ns	1.7V ≤ V _{CC} ≤ 5.5V (24FC256)
10	TSU:STO	Stop Condition Setup Time	4000	—	ns	1.7V ≤ V _{CC} < 2.5V
			600	—	ns	2.5V ≤ V _{CC} ≤ 5.5V
			600	—	ns	1.7V ≤ V _{CC} < 2.5V (24FC256)
			250	—	ns	2.5V ≤ V _{CC} ≤ 5.5V (24FC256)

Note 1: Not 100% tested. CB = total capacitance of one bus line in pF.

- 2:** As a transmitter, the device must provide an internal minimum delay time to bridge the undefined region (minimum 300 ns) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.
- 3:** The combined TSP and VHYS specifications are due to new Schmitt Trigger inputs, which provide improved noise spike suppression. This eliminates the need for a TI specification for standard operation.
- 4:** This parameter is not tested but ensured by characterization.

24AA256/24LC256/24FC256

TABLE 1-2: AC CHARACTERISTICS


AC CHARACTERISTICS (Continued)			Industrial (I): Vcc = +1.7V to 5.5V Extended (E): Vcc = +1.7V to 5.5V		TA = -40°C to +85°C TA = -40°C to +125°C	
Param. No.	Symbol	Characteristic	Minimum	Maximum	Units	Conditions
11	TSU:WP	WP Setup Time	4000	—	ns	1.7V ≤ Vcc < 2.5V
			600	—	ns	2.5V ≤ Vcc ≤ 5.5V
			600	—	ns	1.7V ≤ Vcc ≤ 5.5V (24FC256)
12	THD:WP	WP Hold Time	4700	—	ns	1.7V ≤ Vcc < 2.5V
			1300	—	ns	2.5V ≤ Vcc ≤ 5.5V
			1300	—	ns	1.7V ≤ Vcc ≤ 5.5V (24FC256)
13	TAA	Output Valid from Clock	—	3500	ns	1.7 V ≤ Vcc < 2.5V (Note 2)
			—	900	ns	2.5 V ≤ Vcc ≤ 5.5V (Note 2)
			—	900	ns	1.7V ≤ Vcc < 2.5V (24FC256) (Note 2)
			—	400	ns	2.5 V ≤ Vcc ≤ 5.5V (24FC256) (Note 2)
14	TBUF	Bus Free Time: The time the bus must be free before a new transmission can start	4700	—	ns	1.7V ≤ Vcc < 2.5V
			1300	—	ns	2.5V ≤ Vcc ≤ 5.5V
			1300	—	ns	1.7V ≤ Vcc < 2.5V (24FC256)
			500	—	ns	2.5V ≤ Vcc ≤ 5.5V (24FC256)
15	TOF	Output fall time from VIH minimum to VIL maximum CB ≤ 100 pF	10 + 0.1CB	250	ns	All except 24FC256 (Note 1)
				250	ns	All except 24FC256 (Note 1)
16	TSP	Input Filter Spike Suppression (SDA and SCL pins)	—	50	ns	All except 24FC256 (Notes 1 and 3)
17	TWC	Write Cycle Time (byte or page)	—	5	ms	
18		Endurance	1,000,000	—	cycles	+25°C, 5.5V, Page mode (Note 4)

Note 1: Not 100% tested. CB = total capacitance of one bus line in pF.

- 2:** As a transmitter, the device must provide an internal minimum delay time to bridge the undefined region (minimum 300 ns) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.
- 3:** The combined TSP and VHYS specifications are due to new Schmitt Trigger inputs, which provide improved noise spike suppression. This eliminates the need for a TI specification for standard operation.
- 4:** This parameter is not tested but ensured by characterization.

24AA256/24LC256/24FC256

FIGURE 1-1: BUS TIMING DATA



2.0 PIN DESCRIPTIONS

The descriptions of the pins are listed in [Table 2-1](#).

TABLE 2-1: PIN FUNCTION TABLE

Name	CSP	DFN ⁽¹⁾	MSOP	PDIP	SOIC	SOIJ	TDFN ⁽¹⁾	TSSOP	SOT-23	Function
A0	3	1	—	1	1	1	1	1	—	User Configurable Chip Select
A1	2	2	—	2	2	2	2	2	—	User Configurable Chip Select
A2	5	3	3	3	3	3	3	3	—	User Configurable Chip Select
Vss	8	4	4	4	4	4	4	4	2	Ground
SDA	6	5	5	5	5	5	5	5	3	Serial Address/Data I/O
SCL	7	6	6	6	6	6	6	6	1	Serial Clock
WP	4	7	7	7	7	7	7	7	5	Write-Protect Input
Vcc	1	8	8	8	8	8	8	8	4	Power Supply

Note 1: Exposed pad on DFN/TDFN can be connected to Vss or left floating.

2.1 A0, A1, A2 Chip Address Inputs

The A0, A1 and A2 inputs are used by the 24XX256 for multiple device operations. The levels on these inputs are compared with the corresponding bits in the client address. The chip is selected if the compare is true.

Note: For the MSOP package only, pins A0 and A1 are not connected.

Up to eight devices (two for the MSOP package) may be connected to the same bus by using different Chip Select bit combinations. These inputs must be connected to either Vcc or Vss.

In most applications, the chip address inputs A0, A1 and A2 are hard-wired to logic '0' or logic '1'. For applications in which these pins are controlled by a microcontroller or other programmable device, the chip address pins must be driven to logic '0' or logic '1' before normal device operation can proceed.

Note: For the SOT-23 package, Chip Address Inputs are not available and are not connected.

2.2 Serial Data (SDA)

This is a bidirectional pin used to transfer addresses and data into and out of the device. It is an open-drain terminal. Therefore, the SDA bus requires a pull-up resistor to Vcc (typical 10 k Ω for 100 kHz, 2 k Ω for 400 kHz and 1 MHz).

For normal data transfer, SDA is allowed to change only during SCL low. Changes during SCL high are reserved for indicating the Start and Stop conditions.

2.3 Serial Clock (SCL)

This input is used to synchronize the data transfer to and from the device.

2.4 Write-Protect (WP)

This pin must be connected to either Vss or Vcc. If tied to Vss, write operations are enabled. If tied to Vcc, write operations are inhibited but read operations are not affected.

3.0 FUNCTIONAL DESCRIPTION

The 24XX256 supports a bidirectional two-wire bus and data transmission protocol. A device that sends data onto the bus is defined as a transmitter and a device receiving data as a receiver. The bus must be controlled by a host device which generates the Serial Clock (SCL), controls the bus access, and generates the Start and Stop conditions while the 24XX256 works as a client. Both host and client can operate as a transmitter or receiver, but the host device determines which mode is activated.

4.0 BUS CHARACTERISTICS

The following **bus protocol** has been defined:

- Data transfer may be initiated only when the bus is not busy.
- During data transfer, the data line must remain stable whenever the clock line is high. Changes in the data line, while the clock line is high, will be interpreted as a Start or Stop condition.

Accordingly, the following bus conditions have been defined (Figure 4-1).

4.1 Bus Not Busy (A)

Both data and clock lines remain high.

4.2 Start Data Transfer (B)

A high-to-low transition of the SDA line while the clock (SCL) is high, determines a Start condition. All commands must be preceded by a Start condition.

4.3 Stop Data Transfer (C)

A low-to-high transition of the SDA line, while the clock (SCL) is high, determines a Stop condition. All operations must end with a Stop condition.

4.4 Data Valid (D)

The state of the data line represents valid data when, after a Start condition, the data line is stable for the duration of the high period of the clock signal.

The data on the line must be changed during the low period of the clock signal. There is one bit of data per clock pulse.

Each data transfer is initiated with a Start condition and terminated with a Stop condition. The number of the data bytes transferred between the Start and Stop conditions is determined by the host device and is, theoretically, unlimited (although only the last 64 will be stored when doing a write operation). When an overwrite does occur it will replace data in a First-In First-Out (FIFO) principle.

4.5 Acknowledge

Each receiving device, when addressed, is obliged to generate an Acknowledge signal after the reception of each byte. The host device must generate an extra clock pulse which is associated with this Acknowledge bit.

Note: The 24XX256 does not generate any Acknowledge bits if an internal programming cycle is in progress.
--

A device that acknowledges must pull down the SDA line during the Acknowledge clock pulse in such a way that the SDA line is stable-low during the high period of the Acknowledge-related clock pulse. Moreover, setup and hold times must be taken into account. During reads, a host must signal an end of data to the client by NOT generating an Acknowledge bit on the last byte that has been clocked out of the client. In this case, the client (24XX256) will leave the data line high to enable the host to generate the Stop condition.

FIGURE 4-1: DATA TRANSFER SEQUENCE ON THE SERIAL BUS





FIGURE 4-2: ACKNOWLEDGE TIMING



24AA256/24LC256/24FC256

5.0 DEVICE ADDRESSING

A control byte is the first byte received following the Start condition from the host device. The control byte consists of a 4-bit control code. For the 24XX256, this is set as '1010' binary for read and write operations. The next three bits of the control byte are the Chip Select bits (A2, A1, A0). The Chip Select bits allow the use of up to eight 24XX256 devices on the same bus and are used to select which device is accessed. The Chip Select bits in the control byte must correspond to the logic levels on the corresponding A2, A1 and A0 pins for the device to respond. These bits, in effect, are the three Most Significant bits of the word address. The combination of the 4-bit control code and the next three bits are called the client address.


For the MSOP package, the A0 and A1 pins are not connected. During device addressing, the A0 and A1 Chip Select bits (Figures 5-1 and 5-2) should be set to '0'. Only two 24XX256 MSOP packages can be connected to the same bus.

For the SOT-23 package, the address pins are not available. During device addressing, the A0, A1 and A2 Chip Selects bits should be set to '0'.

The last bit of the control byte is the Read/Write (R/W) bit and it defines the operation to be performed. When set to '1', a read operation is selected. When set to '0', a write operation is selected. The next two bytes received define the address of the first data byte (Figure 5-2). Because only A14...A0 are used, the upper address bits are a "don't care." The upper address bits are transferred first, followed by the Least Significant bits.

Following the Start condition, the 24XX256 monitors the SDA bus checking the device type identifier being transmitted. Upon receiving a '1010' code and appropriate device select bits, the client device outputs an Acknowledge signal on the SDA line. Depending on the state of the R/W bit, the 24XX256 will select a read or write operation.

FIGURE 5-1: CONTROL BYTE FORMAT




5.1 Contiguous Addressing Across Multiple Devices

The Chip Select bits A2, A1 and A0 can be used to expand the contiguous address space for up to 2-Mbit by adding up to eight 24XX256 devices on the same bus. In this case, software can use A0 of the control byte as address bit A15; A1 as address bit A16; and A2 as address bit A17. It is not possible to sequentially read across device boundaries.

The SOT-23 package does not support multiple device addressing on the same bus.

For the MSOP package, up to two 24XX256 devices can be added for up to 512-Kbit of address space. In this case, software can use A2 of the control byte as address bit A17. Bits A0 (A15) and A1 (A16) of the control byte must always be set to a logic '0' for the MSOP.

FIGURE 5-2: ADDRESS SEQUENCE BIT ASSIGNMENTS



6.0 WRITE OPERATIONS

6.1 Byte Write

Following the Start condition from the host, the control code (four bits), the Chip Select (three bits) and the R/W bit (which is a logic low) are clocked onto the bus by the host transmitter. This indicates to the addressed client receiver that the address high byte will follow after it has generated an Acknowledge bit during the ninth clock cycle. Therefore, the next byte transmitted by the host is the high-order byte of the word address and will be written into the Address Pointer of the 24XX256. The next byte is the Least Significant Address Byte. After receiving another Acknowledge signal from the 24XX256, the host device will transmit the data word to be written into the addressed memory location. The 24XX256 acknowledges again and the host generates a Stop condition. This initiates the internal write cycle and during this time, the 24XX256 will not generate Acknowledge signals (Figure 6-1). If an attempt is made to write to the array with the WP pin held high, the device will acknowledge the command but no write cycle will occur, no data will be written, and the device will immediately accept a new command. After a byte write command, the internal address counter will point to the address location following the one that was just written.

Note: When doing a write of less than 64 bytes, the data in the rest of the page are refreshed along with the data bytes being written. This will force the entire page to endure a write cycle, for this reason endurance is specified per page.

6.2 Page Write

The write control byte, word address and the first data byte are transmitted to the 24XX256 in much the same way as in a byte write. The exception is that instead of generating a Stop condition, the host transmits up to 63 additional bytes, which are temporarily stored in the on-chip page buffer, and will be written into memory once the host has transmitted a Stop condition. Upon receipt of each word, the six lower Address Pointer bits, which form the byte counter, are internally incremented by one. If the host should transmit more than 64-bytes prior to generating the Stop condition, the address counter will roll over and the previously received data will be overwritten. As with the byte write operation, once the Stop condition is received, an internal write cycle will begin (Figure 6-2). If an attempt is made to write to the array with the WP pin held high, the device will acknowledge the command, but no write cycle will occur, no data will be written and the device will immediately accept a new command.

Note: Page write operations are limited to writing bytes within a single physical page, **regardless** of the number of bytes actually being written. Physical page boundaries start at addresses that are integer multiples of the page buffer size (or 'page size') and end at addresses that are integer multiples of page size – 1. If a page write command attempts to write across a physical page boundary, the result is that the data wrap around to the beginning of the current page (overwriting data previously stored there), instead of being written to the next page, as might be expected. It is, therefore, necessary for the application software to prevent page write operations that would attempt to cross a page boundary.

6.3 Write Protection

The WP pin allows the user to write-protect the entire array (0000-7FFF) when the pin is tied to Vcc. If tied to Vss the write protection is disabled. The WP pin is sampled at the Stop bit for every write command (Figure 1-1). Toggling the WP pin after the Stop bit will have no effect on the execution of the write cycle.

Timing diagram for a 1-wire bus. The diagram shows the sequence of bits and bytes transmitted over the SDA Line. The bus activity is shown as a series of pulses. The sequence is: START, Control Byte (bits 1, 0, 1, 0, 2, A, 1, 0), Address High Byte, Address Low Byte, Data, and STOP. The diagram also shows the ACK (Acknowledge) and P (Pull-up) bits. The legend indicates that 'x' represents a 'don't care' bit.

Bus Activity	Host	SDA Line
START		S
Control Byte		1, 0, 1, 0, 2, A, 1, 0
Address High Byte		x, x, x, x, x, x, x, x
Address Low Byte		x, x, x, x, x, x, x, x
Data		x, x, x, x, x, x, x, x
STOP		P
ACK		A, C, K

x = "don't care" bit

Timing diagram for a 1-wire protocol showing a read operation. The diagram includes three rows: 'Bus Activity Host', 'SDA Line', and 'Bus Activity'. The SDA Line shows a sequence of bits: Start (S), Address High Byte (A1, A2, A3, A4, A5, A6, A7, A8), Address Low Byte (A9, A10, A11, A12, A13, A14, A15, A16), Data Byte 0 (D0, D1, D2, D3, D4, D5, D6, D7), and Data Byte 63 (D64, D65, D66, D67, D68, D69, D70, D71). The Bus Activity Host shows 'START' at the beginning and 'STOP' at the end. The Bus Activity shows 'ACK' (Acknowledgment) after each address and data byte. A legend indicates 'x = "don't care" bit'.

Since the device will not acknowledge during a write cycle, this can be used to determine when the cycle is complete (This feature can be used to maximize bus throughput). Once the Stop condition for a write command has been issued from the host, the device initiates the internally timed write cycle. ACK polling can be initiated immediately. This involves the host sending a Start condition, $\overline{\text{R}/\text{W}} = 0$, followed by the control byte for a write command ($\text{R}/\text{W} = 0$). If the device is still busy with the write cycle, then no ACK will be returned. If no ACK is returned, the Start bit and control byte must be resent. If the cycle is complete, then the device will return the ACK and the host can then proceed with the next read or write command. See [Figure 7-1](#) for flow diagram.

```

graph TD
    A[Send Write Command] --> B[Send Stop Condition to Initiate Write Cycle]
    B --> C[Send Start]
    C --> D[Send Control Byte with R/W = 0]
    D --> E{Did Device Acknowledge (ACK = 0)?}
    E -- YES --> F[Next Operation]
    E -- NO --> C

```

8.0 READ OPERATION


Read operations are initiated in much the same way as write operations, with the exception that the R/\overline{W} bit of the control byte is set to '1'. There are three basic types of read operations: current address read, random read and sequential read.

8.1 Current Address Read

The 24XX256 contains an address counter that maintains the address of the last word accessed, internally incremented by one. Therefore, if the previous read access was to address n (n is any legal address), the next current address read operation would access data from address $n + 1$.

Upon receipt of the control byte with R/\overline{W} bit set to '1', the 24XX256 issues an Acknowledge and transmits the 8-bit data word. The host will not acknowledge the transfer, but does generate a Stop condition and the 24XX256 discontinues transmission (Figure 8-1).

FIGURE 8-1: CURRENT ADDRESS READ



8.2 Random Read

Random read operations allow the host to access any memory location in a random manner. To perform this type of read operation, the word address must first be set. This is done by sending the word address to the 24XX256 as part of a write operation (R/\overline{W} bit set to '0'). Once the word address is sent, the host generates a Start condition following the Acknowledge. This terminates the write operation, but not before the internal Address Pointer is set. The host then issues the control byte again, but with the R/\overline{W} bit set to a one. The 24XX256 will then issue an Acknowledge and transmit the 8-bit data word. The host will not acknowledge the transfer, though it does generate a Stop condition, which causes the 24XX256 to discontinue transmission (Figure 8-2). After a random read command, the internal address counter will point to the address location following the one that was just read.

8.3 Sequential Read

Sequential reads are initiated in the same way as a random read except that after the 24XX256 transmits the first data byte, the host issues an Acknowledge (as opposed to the Stop condition used in a random read). This Acknowledge directs the 24XX256 to transmit the next sequentially addressed 8-bit word (Figure 8-3). Following the final byte transmitted to the host, the host will NOT generate an Acknowledge, but will generate a Stop condition.

To provide sequential reads, the 24XX256 contains an internal Address Pointer which is incremented by one at the completion of each operation. This Address Pointer allows the entire memory contents to be serially read during one operation. The internal Address Pointer will automatically roll over from address 7FFF to address 0000 if the host acknowledges the byte received from the array address 7FFF.

FIGURE 8-2: RANDOM READ





FIGURE 8-3: SEQUENTIAL READ




24AA256/24LC256/24FC256


9.0 PACKAGING INFORMATION

9.1 Package Marking Information


8-Lead Chip Scale




Example




8-Lead DFN-S



Example




8-Lead MSOP




Example




8-Lead PDIP (300 mil)



Example




8-Lead SOIC (3.90 mm)




Example



8-Lead SOIJ (5.28 mm)




Example




24AA256/24LC256/24FC256

Package Marking Information (Continued)


8-Lead TDFN



Example




8-Lead TSSOP




Example



5-Lead SOT-23



Example



Part No.	1 st Line Marking Codes								
	CSP	DFN	MSOP	SOIC	SOIJ	TDFN		TSSOP	SOT-23
						I-Temp.	E-Temp.		
24AA256	249	24AA256	4A256T	24AA256T	24AA256	EF6	EF5	4AD	—
24LC256	—	24LC256	4L256T	24LC256T	24LC256	EF4	EF3	4LD	—
24FC256	—	24FC256	4F256T	24FC256T	24FC256	EF8	—	4FD	AAFKYY

Legend: XX...X Part number or part number code
T Temperature (I, E)
Y Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')
NNN Alphanumeric traceability code (2 characters for small packages)
(e3) JEDEC® designator for Matte Tin (Sn)


Note: Standard OTP marking consists of Microchip part number, year code, week code and traceability code.

Note: For very small packages with no room for the JEDEC® designator (e3), the marking will only appear on the outer carton or reel label.

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.

8-Lead Chip Scale Package (CS) - [CSP]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



24AA256/24LC256/24FC256

8-Lead Chip Scale Package (CS) - [CSP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



Units		MILLIMETERS		
Dimension	Limits	MIN	NOM	MAX
Number of Contacts	N		8	
Overall Grid X-Pitch	E1	0.886 BSC		
Overall Grid Y-Pitch	D1	1.00 BSC		
Adjacent Column X-Pitch	eE	0.443 BSC		
Adjacent Row Y-Pitch	eD	0.25 BSC		
Overall Height	A	0.53	0.59	0.64
Die Height	A2	0.33	0.36	0.38
Bump Height	A1	0.20	0.23	0.26
Overall Width	E	NOTE 4		
Overall Length	D	NOTE 4		
Ball Diameter	b	0.30	0.32	0.34

Notes:


1. Orientation reference feature may vary, but must be located within the hatched area.
2. Package is saw singulated.
3. Dimensioning and tolerancing per ASME Y14.5M.
BSC: Basic Dimension. Theoretically exact value shown without tolerances.
REF: Reference Dimension, usually without tolerance, for information purposes only.
4. Package size varies with specific devices. Please contact your local Microchip representative for specific details

Microchip Technology Drawing C04-6001C Sheet 2 of 2

24AA256/24LC256/24FC256

8-Lead Chip Scale Package (CS) - [CSP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



RECOMMENDED LAND PATTERN

		Units	MILLIMETERS		
Dimension Limits			MIN	NOM	MAX
Number of Contacts	N			8	
Contact Pitch Y	eE			0,25	
Contact Pitch X	eD			0,443	
Contact Pad Spacing	E1			1,00	
Contact Pad Spacing	D1			0,886	
Contact Pad Diameter (X8)	X1				0,32
Distance Between Pads	G1		0,18		
Distance Between Pads	G2		0,56		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-8001A

24AA256/24LC256/24FC256

8-Lead Plastic Dual Flat, No Lead Package (MF) - 6x5 mm Body [DFN-S] Saw Singulated

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>




Microchip Technology Drawing C04-122 Rev C Sheet 1 of 2

24AA256/24LC256/24FC256

8-Lead Plastic Dual Flat, No Lead Package (MF) - 6x5 mm Body [DFN-S] Saw Singulated

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



Dimension Limits	Units	MILLIMETERS		
		MIN	NOM	MAX
Number of Terminals	N	8		
Pitch	e	1.27 BSC		
Overall Height	A	0.80	0.85	1.00
Standoff	A1	0.00	0.02	0.05
Terminal Thickness	A3	0.20 REF		
Overall Length	D	5.00 BSC		
Exposed Pad Length	D2	3.90	4.00	4.10
Overall Width	E	6.00 BSC		
Exposed Pad Width	E2	2.20	2.30	2.40
Terminal Width	b	0.30	0.40	0.50
Terminal Length	L	0.50	0.60	0.75
Terminal-to-Exposed-Pad	K	0.20	-	-

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. Package may have one or more exposed tie bars at ends.
3. Package is saw singulated
4. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.


REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-122 Rev C Sheet 2 of 2

24AA256/24LC256/24FC256

8-Lead Plastic Dual Flat, No Lead Package (MF) - 6x5 mm Body [DFN-S] Saw Singulated

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



RECOMMENDED LAND PATTERN

Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E	1.27 BSC		
Optional Center Pad Width	X2			2.40
Optional Center Pad Length	Y2			4.10
Contact Pad Spacing	C		5.60	
Contact Pad Width (X20)	X1			0.45
Contact Pad Length (X20)	Y1			1.15
Contact Pad to Center Pad (X20)	G1	0.20		
Thermal Via Diameter	V		0.30	
Thermal Via Pitch	EV		1.00	

Notes:




- Dimensioning and tolerancing per ASME Y14.5M
BSC: Basic Dimension. Theoretically exact value shown without tolerances.
- For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-2122 Rev C

24AA256/24LC256/24FC256

8-Lead Plastic Micro Small Outline Package (MS) - 3x3 mm Body [MSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>




Microchip Technology Drawing C04-111-MS Rev D Sheet 1 of 2

24AA256/24LC256/24FC256

8-Lead Plastic Micro Small Outline Package (MS) - 3x3 mm Body [MSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Number of Terminals	N	8		
Pitch	e	0.65 BSC		
Overall Height	A	–	–	1.10
Standoff	A1	0.00	–	0.15
Molded Package Thickness	A2	0.75	0.85	0.95
Overall Length	D	3.00 BSC		
Overall Width	E	4.90 BSC		
Molded Package Width	E1	3.00 BSC		
Terminal Width	b	0.22	–	0.40
Terminal Thickness	c	0.08	–	0.23
Terminal Length	L	0.40	0.60	0.80
Footprint	L1	0.95 REF		
Lead Bend Radius	R	0.07	–	–
Lead Bend Radius	R1	0.07	–	–
Foot Angle	θ	0°	–	8°
Mold Draft Angle	θ1	5°	–	15°

Notes:


- Pin 1 visual index feature may vary, but must be located within the hatched area.
- Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.
- Dimensioning and tolerancing per ASME Y14.5M
BSC: Basic Dimension. Theoretically exact value shown without tolerances.
REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-111-MS Rev D Sheet 2 of 2

24AA256/24LC256/24FC256

8-Lead Plastic Micro Small Outline Package (MS) - 3x3 mm Body [MSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



RECOMMENDED LAND PATTERN

Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E	0.65 BSC		
Contact Pad Spacing	C		4.40	
Contact Pad Width (X8)	X			0.45
Contact Pad Length (X8)	Y			1.45
Contact Pad to Contact Pad (X4)	G1	2.95		
Contact Pad to Contact Pad (X6)	GX	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-2111-MS Rev D

24AA256/24LC256/24FC256

8-Lead Plastic Dual In-Line (P) - 300 mil Body [PDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>




Microchip Technology Drawing No. C04-018-P Rev F Sheet 1 of 2

24AA256/24LC256/24FC256

8-Lead Plastic Dual In-Line (P) - 300 mil Body [PDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>

ALTERNATE LEAD DESIGN (NOTE 5)



Units		INCHES		
Dimension Limits		MIN	NOM	MAX
Number of Pins	N	8		
Pitch	e	.100 BSC		
Top to Seating Plane	A	-	-	.210
Molded Package Thickness	A2	.115	.130	.195
Base to Seating Plane	A1	.015	-	-
Shoulder to Shoulder Width	E	.290	.310	.325
Molded Package Width	E1	.240	.250	.280
Overall Length	D	.348	.365	.400
Tip to Seating Plane	L	.115	.130	.150
Lead Thickness	c	.008	.010	.015
Upper Lead Width	b1	.040	.060	.070
Lower Lead Width	b	.014	.018	.022
Overall Row Spacing	§ eB	-	-	.430

Notes:


- Pin 1 visual index feature may vary, but must be located within the hatched area.
- § Significant Characteristic
- Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- Dimensioning and tolerancing per ASME Y14.5M
BSC: Basic Dimension. Theoretically exact value shown without tolerances.
- Lead design above seating plane may vary, based on assembly vendor.

Microchip Technology Drawing No. C04-018-P Rev F Sheet 2 of 2

24AA256/24LC256/24FC256

8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 In.) Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>




Microchip Technology Drawing No. C04-057-SN Rev J Sheet 1 of 2

24AA256/24LC256/24FC256

8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 In.) Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Number of Pins	N	8		
Pitch	e	1.27 BSC		
Overall Height	A	–	–	1.75
Molded Package Thickness	A2	1.25	–	–
Standoff §	A1	0.10	–	0.25
Overall Width	E	6.00 BSC		
Molded Package Width	E1	3.90 BSC		
Overall Length	D	4.90 BSC		
Chamfer (Optional)	h	0.25	–	0.50
Foot Length	L	0.40	–	1.27
Footprint	L1	1.04 REF		
Lead Thickness	c	0.17	–	0.25
Lead Width	b	0.31	–	0.51
Lead Bend Radius	R	0.07	–	–
Lead Bend Radius	R1	0.07	–	–
Foot Angle	θ	0°	–	8°
Mold Draft Angle	θ1	5°	–	15°
Lead Angle	θ2	0°	–	8°

Notes:


- Pin 1 visual index feature may vary, but must be located within the hatched area.
- § Significant Characteristic
- Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.
- Dimensioning and tolerancing per ASME Y14.5M
BSC: Basic Dimension. Theoretically exact value shown without tolerances.
REF: Reference Dimension, usually without tolerance, for information purposes only.
- Datums A & B to be determined at Datum H.

Microchip Technology Drawing No. C04-057-SN Rev J Sheet 2 of 2

24AA256/24LC256/24FC256

8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 In.) Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



RECOMMENDED LAND PATTERN

Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E	1.27 BSC		
Contact Pad Spacing	C		5.40	
Contact Pad Width (X8)	X1			0.60
Contact Pad Length (X8)	Y1			1.55

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M




BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-2057-SN Rev J

24AA256/24LC256/24FC256

8-Lead Plastic Small Outline (SM) - Medium, 5.28 mm (.208 Inch) Body [SOIJ]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>




Microchip Technology Drawing C04-056 Rev D Sheet 1 of 2

24AA256/24LC256/24FC256

8-Lead Plastic Small Outline (SM) - Medium, 5.28 mm (.208 Inch) Body [SOIJ]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Number of Terminals	N	8		
Pitch	e	1.27 BSC		
Overall Height	A	1.77	—	2.03
Standoff §	A1	0.05	—	0.25
Molded Package Thickness	A2	1.75	—	1.98
Overall Length	D	5.26 BSC		
Overall Width	E	7.94 BSC		
Molded Package Width	E1	5.25 BSC		
Terminal Width	b	0.36	—	0.51
Terminal Thickness	c	0.15	—	0.25
Terminal Length	L	0.51	—	0.76
Foot Angle	θ1	0°	—	8°
Lead Angle	θ2	0°	—	8°
Mold Draft Angle	θ3	—	—	15°

Notes:


1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. SOIJ – JEITA/EIAJ Standard, Formerly called SOIC
3. § – Significant Characteristic
4. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25mm per side.
5. Dimensioning and tolerancing per ASME Y14.5M
BSC: Basic Dimension. Theoretically exact value shown without tolerances.
REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-056 Rev D Sheet 2 of 2

24AA256/24LC256/24FC256

8-Lead Plastic Small Outline (SM) - Medium, 5.28 mm (.208 Inch) Body [SOIJ]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



RECOMMENDED LAND PATTERN

Units		MILLIMETERS		
Dimension	Limits	MIN	NOM	MAX
Contact Pitch	E	1.27 BSC		
Overall Width	Z			9.00
Contact Pad Spacing	C		7.30	
Contact Pad Width (X8)	X			0.65
Contact Pad Length (X8)	Y			1.70
Contact Pad to Contact Pad (X4)	G1	5.60		
Contact Pad to Contact Pad (X6)	G2	0.62		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M
BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-2056 Rev D

24AA256/24LC256/24FC256

8-Lead Plastic Dual Flat, No Lead Package (MN) – 2x3x0.8 mm Body [TDFN] With 1.4x1.3 mm Exposed Pad (JEDEC Package type WDFN)

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>




Microchip Technology Drawing No. C04-129-MN Rev E Sheet 1 of 2

24AA256/24LC256/24FC256

8-Lead Plastic Dual Flat, No Lead Package (MN) – 2x3x0.8 mm Body [TDFN] With 1.4x1.3 mm Exposed Pad (JEDEC Package type WDFN)

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Number of Pins	N	8		
Pitch	e	0.50 BSC		
Overall Height	A	0.70	0.75	0.80
Standoff	A1	0.00	0.02	0.05
Contact Thickness	A3	0.20 REF		
Overall Length	D	2.00 BSC		
Overall Width	E	3.00 BSC		
Exposed Pad Length	D2	1.35	1.40	1.45
Exposed Pad Width	E2	1.25	1.30	1.35
Contact Width	b	0.20	0.25	0.30
Contact Length	L	0.25	0.30	0.45
Contact-to-Exposed Pad	K	0.20	-	-

Notes:


- Pin 1 visual index feature may vary, but must be located within the hatched area.
- Package may have one or more exposed tie bars at ends.
- Package is saw singulated
- Dimensioning and tolerancing per ASME Y14.5M
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
 - REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing No. C04-129-MN Rev E Sheet 2 of 2

24AA256/24LC256/24FC256

8-Lead Plastic Dual Flat, No Lead Package (MN) – 2x3x0.8 mm Body [TDFN] With 1.4x1.3 mm Exposed Pad (JEDEC Package type WDFN)

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



RECOMMENDED LAND PATTERN

Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E	0.50 BSC		
Optional Center Pad Width	X2			1.60
Optional Center Pad Length	Y2			1.50
Contact Pad Spacing	C		2.90	
Contact Pad Width (X8)	X1			0.25
Contact Pad Length (X8)	Y1			0.85
Thermal Via Diameter	V		0.30	
Thermal Via Pitch	EV		1.00	

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M
BSC: Basic Dimension. Theoretically exact value shown without tolerances.
2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing No. C04-129-MN Rev. B

24AA256/24LC256/24FC256

8-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>




Microchip Technology Drawing C04-086 Rev C Sheet 1 of 2

24AA256/24LC256/24FC256

8-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packageing>



Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Number of Pins	N	8		
Pitch	e	0.65 BSC		
Overall Height	A	-	-	1.20
Molded Package Thickness	A2	0.80	1.00	1.05
Standoff	A1	0.05	-	-
Overall Width	E	6.40 BSC		
Molded Package Width	E1	4.30	4.40	4.50
Overall Length	D	2.90	3.00	3.10
Foot Length	L	0.45	0.60	0.75
Footprint	L1	1.00 REF		
Lead Thickness	c	0.09	-	0.25
Foot Angle	φ	0°	4°	8°
Lead Width	b	0.19	-	0.30

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.20mm per side.
3. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.


REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-086 Rev C Sheet 2 of 2

24AA256/24LC256/24FC256

8-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



RECOMMENDED LAND PATTERN

Dimension Limits	Units	MILLIMETERS		
		MIN	NOM	MAX
Contact Pitch	E	0.65 BSC		
Contact Pad Spacing	C		5.80	
Contact Pad Width (X8)	X1			0.45
Contact Pad Length (X8)	Y1			1.50
Contact Pad to Center Pad (X6)	G1	0.20		

Notes:



- Dimensioning and tolerancing per ASME Y14.5M
BSC: Basic Dimension. Theoretically exact value shown without tolerances.
- For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-2086 Rev B

24AA256/24LC256/24FC256

5-Lead Plastic Small Outline Transistor (OT) [SOT23]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>




Microchip Technology Drawing C04-091-OT Rev G Sheet 1 of 2

24AA256/24LC256/24FC256

5-Lead Plastic Small Outline Transistor (OT) [SOT23]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



VIEW A-A
SHEET 1

		Units	MILLIMETERS		
Dimension Limits			MIN	NOM	MAX
Number of Pins	N		5		
Pitch	e		0.95 BSC		
Outside lead pitch	e1		1.90 BSC		
Overall Height	A		0.90	-	1.45
Molded Package Thickness	A2		0.89	-	1.30
Standoff	A1		-	-	0.15
Overall Width	E		2.80 BSC		
Molded Package Width	E1		1.60 BSC		
Overall Length	D		2.90 BSC		
Foot Length	L		0.30	-	0.60
Footprint	L1		0.60 REF		
Foot Angle	φ		0°	-	10°
Lead Thickness	c		0.08	-	0.26
Lead Width	b		0.20	-	0.51

Notes:

- Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25mm per side.
- Dimensioning and tolerancing per ASME Y14.5M
BSC: Basic Dimension. Theoretically exact value shown without tolerances.
REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-091-OT Rev G Sheet 2 of 2

APPENDIX A: REVISION HISTORY

Revision Y (07/2022)

Added 5-Lead SOT-23 package. Updated MSOP, PDIP, SOIC and SOIJ package drawings.

Revision X (10/2021)

Replaced terminology “Master” and “Slave” with “Host” and “Client” respectively; Added Automotive Product Identification System; Updated DFN, PDIP, SOIC, TDFN and TSSOP package drawings.

Revision W (08/2019)

Updated content throughout for clarification.

Revision V (08/2018)

Updated First Line Marking Codes table.

Revision U (11/2013)

Updated ICCS.

Revision T (04/2013)

Added TDFN Package.

Revision S (12/2012)

Revise Automotive E-temp.

Revision R (07/2011)

Added Chip Scale package.

Revision Q (05/10)

Revised Table 1-1, Table 1-2, Section 6.1; Updated Package Drawings.

Revision P

Revised Features; Changed 1.8V voltage to 1.7V; Replaced Package Drawings; Revised markings (8-lead SOIC); Revised Product ID System.

Revision N

Revised Sections 2.1 and 2.4. Removed 14-Lead TSSOP Package.

Revision M

Added 1.8V 400 kHz option for 24FC256.

Revision L

Corrections to Section 1.0, Electrical Characteristics.

THE MICROCHIP WEBSITE

Microchip provides online support via our website at www.microchip.com. This website is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the website contains the following information:

- **Product Support** – Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- **General Technical Support** – Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- **Business of Microchip** – Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip website at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the website at: <http://microchip.com/support>

24AA256/24LC256/24FC256

PRODUCT IDENTIFICATION SYSTEM (NON-AUTOMOTIVE)

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	[X]⁽¹⁾	-X	/XX
Device	Tape and Reel Option	Temperature Range	Package
Device: <ul style="list-style-type: none"> 24AA256 = 1.7V, 256-Kbit I²C Serial EEPROM 24LC256 = 2.5V, 256-Kbit I²C Serial EEPROM 24FC256 = 1.7V, High-Speed, 256-Kbit I²C Serial EEPROM 			
Tape and Reel Option: <ul style="list-style-type: none"> Blank = Standard packaging (tube or tray) T = Tape and Reel⁽¹⁾ 			
Temperature Range: <ul style="list-style-type: none"> I = -40°C to +85°C (Industrial) E = -40°C to +125°C (Extended) 			
Package: <ul style="list-style-type: none"> CS16K⁽²⁾ = Chip Scale, 8-Lead (CSP) MF = Plastic Dual Flat, No Lead Package – 6x5x0.85 mm Body, 8-Lead (DFN-S) MS = Plastic Micro Small Outline Package, 8-Lead (MSOP) P = Plastic Dual In-Line – 300 mil Body, 8-Lead (PDIP) SN = Plastic Small Outline - Narrow, 3.90 mm Body, 8-Lead (SOIC) SM = Plastic Small Outline - Medium, 5.28 mm Body, 8-Lead (SOIJ) MNY = Plastic Dual Flat, No Lead Package - 2x3x0.75 mm Body, 8-Lead (TDFN) ST = Plastic Thin Shrink Small Outline – 4.4 mm, 8-Lead (TSSOP) OT = Plastic Small Outline Transistor, 5-Lead (SOT-23) (Tape and Reel only) 			
Examples: <ul style="list-style-type: none"> a) 24AA256-I/P: Industrial Temperature, 1.7V, PDIP package. b) 24AA256T-I/SN: Tape and Reel, Industrial Temperature, 1.7V, SOIC package. c) 24AA256-I/ST: Industrial Temperature, 1.7V, TSSOP package. d) 24AA256-I/MS: Industrial Temperature, 1.7V, MSOP package. e) 24LC256-E/P: Extended Temperature, 2.5V, PDIP package. f) 24LC256-I/SN: Industrial Temperature, 2.5V, SOIC package. g) 24LC256T-I/SN: Tape and Reel, Industrial Temperature, 2.5V, SOIC package. h) 24LC256-I/MS: Industrial Temperature, 2.5V, MSOP package. i) 24FC256-I/P: Industrial Temperature, 1.7V, High-Speed, PDIP package. j) 24FC256-I/SN: Industrial Temperature, 1.7V, High-Speed, SOIC package. k) 24FC256T-I/SN: Tape and Reel, Industrial Temperature, 1.7V, High-Speed, SOIC package. l) 24AA256T-I/CS16K: Tape and Reel, Industrial Temperature, 1.7V, Chip Scale package. m) 24AA256T-E/SN: Tape and Reel, Extended Temperature, 1.7V, SOIC package. n) 24FC256T-I/OT: Tape and Reel, Industrial Temperature, 1.7V, SOT-23 package. 			
Note 1: Tape and Reel identifier only appears in the catalog part number description. This identifier is used for ordering purposes and is not printed on the device package. Check with your Microchip Sales Office for package availability with the Tape and Reel option.			
2: 16K indicates 160K technology.			

24AA256/24LC256/24FC256

PRODUCT IDENTIFICATION SYSTEM (AUTOMOTIVE)

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

<u>PART NO.</u>	<u>IXI</u> ⁽¹⁾	<u>X</u>	<u>/XX</u>	<u>XXX</u> ^(2, 3)	Examples:
Device	Tape and Reel Option	Temperature Range	Package	Variant	
Device:	24LC256 =	2.5V, 256-Kbit I ² C Serial EEPROM			a) 24LC256T-I/SN16KVAO: Tape and Reel, Automotive Grade 3, 2.5V, SOIC Package.
	24FC256 =	1.7V, High-Speed, 256-Kbit I ² C Serial EEPROM			b) 24LC256T-I/ST16KVAO: Tape and Reel, Automotive Grade 3, 2.5V, TSSOP Package.
Tape and Reel Option:	Blank =	Standard packaging (tube or tray)			c) 24LC256T-I/SM16KVAO: Tape and Reel, Automotive Grade 3, 2.5V, SOIJ Package.
	T =	Tape and Reel ⁽¹⁾			d) 24FC256T-E/ST16KVAO: Tape and Reel, Automotive Grade 1, High-Speed, 1.7V, TSSOP Package.
Temperature Range:	I =	-40°C to +85°C (AEC-Q100 Grade 3)			Note 1: Tape and Reel identifier only appears in the catalog part number description. This identifier is used for ordering purposes and is not printed on the device package. Check with your Microchip Sales Office for package availability with the Tape and Reel option.
	E =	-40°C to +125°C (AEC-Q100 Grade 1)			2: The VAO/VXX automotive variants have been designed, manufactured, tested and qualified in accordance with AEC-Q100 requirements for automotive applications.
Package:	MS =	Plastic Micro Small Outline Package, 8-Lead (MSOP)			3: For customers requesting a PPAP, a customer-specific part number will be generated and provided. A PPAP is not provided for VAO part numbers.
	SN =	Plastic Small Outline – Narrow, 3.90 mm Body, 8-Lead (SOIC)			4: Not recommended for new designs.
	SM =	Plastic Small Outline – Medium, 5.28 mm Body, 8-Lead (SOIJ)			
	ST =	Plastic Thin Shrink Small Outline, 4.4 mm, 8-Lead (TSSOP)			
Variant^(2,3):	15KVAO =	Standard Automotive, 15K Process ⁽⁴⁾			
	15KVXX =	Customer-Specific Automotive, 15K Process ⁽⁴⁾			
	16KVAO =	Standard Automotive, 16K Process			
	16KVXX =	Customer-Specific Automotive, 16K Process			

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
 - Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
 - Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
 - Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is "unbreakable" Code protection is constantly evolving. Microchip is committed to continuously improving the code protection features of our products.
-

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at <https://www.microchip.com/en-us/support/design-help/client-support-services>.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Klear, LANCheck, LinkMD, maxStylus, maxTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, TrueTime, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, Clockstudio, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, GridTime, IdealBridge, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, IntelliMOS, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, KoD, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQI, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, Trusted Time, TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 1998-2022, Microchip Technology Incorporated and its subsidiaries.

All Rights Reserved.

ISBN: 978-1-6683-0520-1

Worldwide Sales and Service

AMERICAS

Corporate Office
2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7200
Fax: 480-792-7277
Technical Support:
<http://www.microchip.com/support>
Web Address:
www.microchip.com

Atlanta
Duluth, GA
Tel: 678-957-9614
Fax: 678-957-1455

Austin, TX
Tel: 512-257-3370

Boston
Westborough, MA
Tel: 774-760-0087
Fax: 774-760-0088

Chicago
Itasca, IL
Tel: 630-285-0071
Fax: 630-285-0075

Dallas
Addison, TX
Tel: 972-818-7423
Fax: 972-818-2924

Detroit
Novi, MI
Tel: 248-848-4000

Houston, TX
Tel: 281-894-5983

Indianapolis
Noblesville, IN
Tel: 317-773-8323
Fax: 317-773-5453
Tel: 317-536-2380

Los Angeles
Mission Viejo, CA
Tel: 949-462-9523
Fax: 949-462-9608
Tel: 951-273-7800

Raleigh, NC
Tel: 919-844-7510

New York, NY
Tel: 631-435-6000

San Jose, CA
Tel: 408-735-9110
Tel: 408-436-4270

Canada - Toronto
Tel: 905-695-1980
Fax: 905-695-2078

ASIA/PACIFIC

Australia - Sydney
Tel: 61-2-9868-6733

China - Beijing
Tel: 86-10-8569-7000

China - Chengdu
Tel: 86-28-8665-5511

China - Chongqing
Tel: 86-23-8980-9588

China - Dongguan
Tel: 86-769-8702-9880

China - Guangzhou
Tel: 86-20-8755-8029

China - Hangzhou
Tel: 86-571-8792-8115

China - Hong Kong SAR
Tel: 852-2943-5100

China - Nanjing
Tel: 86-25-8473-2460

China - Qingdao
Tel: 86-532-8502-7355

China - Shanghai
Tel: 86-21-3326-8000

China - Shenyang
Tel: 86-24-2334-2829

China - Shenzhen
Tel: 86-755-8864-2200

China - Suzhou
Tel: 86-186-6233-1526

China - Wuhan
Tel: 86-27-5980-5300

China - Xian
Tel: 86-29-8833-7252

China - Xiamen
Tel: 86-592-2388138

China - Zhuhai
Tel: 86-756-3210040

ASIA/PACIFIC

India - Bangalore
Tel: 91-80-3090-4444

India - New Delhi
Tel: 91-11-4160-8631

India - Pune
Tel: 91-20-4121-0141

Japan - Osaka
Tel: 81-6-6152-7160

Japan - Tokyo
Tel: 81-3-6880-3770

Korea - Daegu
Tel: 82-53-744-4301

Korea - Seoul
Tel: 82-2-554-7200

Malaysia - Kuala Lumpur
Tel: 60-3-7651-7906

Malaysia - Penang
Tel: 60-4-227-8870

Philippines - Manila
Tel: 63-2-634-9065

Singapore
Tel: 65-6334-8870

Taiwan - Hsin Chu
Tel: 886-3-577-8366

Taiwan - Kaohsiung
Tel: 886-7-213-7830

Taiwan - Taipei
Tel: 886-2-2508-8600

Thailand - Bangkok
Tel: 66-2-694-1351

Vietnam - Ho Chi Minh
Tel: 84-28-5448-2100

EUROPE

Austria - Wels
Tel: 43-7242-2244-39
Fax: 43-7242-2244-393

Denmark - Copenhagen
Tel: 45-4485-5910
Fax: 45-4485-2829

Finland - Espoo
Tel: 358-9-4520-820

France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

Germany - Garching
Tel: 49-8931-9700

Germany - Haan
Tel: 49-2129-3766400

Germany - Heilbronn
Tel: 49-7131-72400

Germany - Karlsruhe
Tel: 49-721-625370

Germany - Munich
Tel: 49-89-627-144-0
Fax: 49-89-627-144-44

Germany - Rosenheim
Tel: 49-8031-354-560

Israel - Ra'anana
Tel: 972-9-744-7705

Italy - Milan
Tel: 39-0331-742611
Fax: 39-0331-466781

Italy - Padova
Tel: 39-049-7625286

Netherlands - Drunen
Tel: 31-416-690399
Fax: 31-416-690340

Norway - Trondheim
Tel: 47-7288-4388

Poland - Warsaw
Tel: 48-22-3325737

Romania - Bucharest
Tel: 40-21-407-87-50

Spain - Madrid
Tel: 34-91-708-08-90
Fax: 34-91-708-08-91

Sweden - Gothenberg
Tel: 46-31-704-60-40

Sweden - Stockholm
Tel: 46-8-5090-4654

UK - Wokingham
Tel: 44-118-921-5800
Fax: 44-118-921-5820