

May 23, 2019

nexperia



# Understanding Power MOSFETs

# Agenda - MOSFET Parameters and Data Sheets

Nexperia MOSFET Applications Handbook

Ap Notes of Interest

Basics - MOSFET Part Numbers

Secret Decoder Ring

Data Sheet Headers

Limiting or Maximum Values

Voltage, Current, Power etc.

Standard Derating Tables vs. Temperature

Robustness

SOA – Safe Operating Area and Temperature Derating

Avalanche – Single Shot and Repetitive

Static and Dynamic Characteristics

Extended Topics

Thermal Loss Model

Understanding Snubbers

SOA Derating

Voltage and Current Scaling

Constant Power and Sprito Region

# Power MOSFET Applications Handbook

Nexperia still prints the Big Book

- Can be downloaded from the Website.

Understanding power MOSFET data sheet parameters

1

AN11158

Power MOSFET single-shot and repetitive avalanche ruggedness rating

2

AN10273

Using RC Thermal models

3

AN11261

LFPAC MOSFET thermal design – part 1

4

AN10874

LFPAC MOSFET thermal design – part 2

5

AN11113

Using power MOSFETs in parallel

6

AN11599

Designing RC snubbers

7

AN11160

Failure signature of electrical overstress on power MOSFETs

8


AN11243

Power MOSFET frequently asked questions

9

TN00008

Abbreviations



# Other Applications Notes

## Designing in MOSFETs for safe and reliable gate-drive operation

Rev. 1.0 — 31 March 2017

Application note

- **AN90001** – Explanation of Gate Oxide effects over life from **TDDb**, Gate Threshold ( $V_{GS}$ ) decline over Temperature / Life.
- Source Inductance Effects – Package Inductance of Clip bond LFPKxx is of minimal effect in Low Voltage applications. However, PCB layout and ground paths are pertinent.
- Parasitics C's and ½ Bridge drive, applicable to Inverters, H-Bridges, Buck Regulators, Motors, etc.




Figure 12. Circuit and waveforms showing the  $V_{GS}$  behaviour whilst driving an inductive load and the gate of the MOSFET is driven Gate to Source





Figure 10. Dynamic behaviour of a MOSFET half bridge





# THE POWER MOSFET APPLICATION HANDBOOK

## DESIGN ENGINEER'S GUIDE

# Data Sheet References

Many Application Notes have been written on MOSFET Data Sheets

A MOSFET datasheet generally contains:

1. A part number using the secret decoder ring of the supplier.
2. A general description including voltage, on-resistance, current ratings and package information
3. A table of absolute maximum ratings
4. A table of thermal resistance parameters
5. A table of electrical characteristics
6. Figures, including
  1. Graphs of typical characteristics
  2. Diagrams of test circuits
7. Package information


## Nexperia

- [\*AN11158: Understanding power MOSFET data sheet parameters\*](#), Nexperia

## Others

- [\*How to Read a Datasheet\*](#), Michigan State University ECE480
- [\*How to Read a FET Datasheet\*](#), University of Nevada Las Vegas PHYS483
- [\*A Complete Guide to Data Sheets\*](#), Allegro Microsystems
- [\*How to Read a Datasheet\*](#), Analog Devices
- [\*Infineon OptiMOS Power MOSFET Datasheet Explanation\*](#), Infineon

## Automotive grade MOSFETs nomenclature





## BUK9Y1R6-40H

N-channel 40 V, 1.6 mΩ logic level MOSFET in LPAK56

31 May 2018

Product Name

Product Type

Revision Control

Product data sheet

Product Status

- Objective
- Preliminary
- Product

## 1. General description

Automotive qualified N-channel MOSFET using the latest Trench 9 low ohmic superjunction technology, housed in a robust LPAK56 package. This product has been fully designed and qualified to meet AEC-Q101 requirements delivering high performance and endurance.

## 2. Features and benefits

- Fully automotive qualified to AEC-Q101:
  - 175 °C rating suitable for thermally demanding environments
- Trench 9 Superjunction technology:
  - Reduced cell pitch enables enhanced power density and efficiency with lower  $R_{DSon}$  in same footprint
  - Improved SOA and avalanche capability compared to standard TrenchMOS
  - Tight  $V_{GS(th)}$  limits enable easy paralleling of MOSFETs
- LPAK Gull Wing leads:
  - High Board Level Reliability absorbing mechanical stress during thermal cycling, unlike traditional QFN packages
  - Visual (AOI) soldering inspection, no need for expensive x-ray equipment
  - Easy solder wetting for good mechanical solder joint
- LPAK copper clip technology:
  - Improved reliability, with reduced  $R_{th}$  and  $R_{DSon}$
  - Increases maximum current capability and improved current spreading



## 1.4 Quick reference data

Table 1. Quick reference data

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{DS}$	drain-source voltage	$T_j \geq 25^\circ\text{C}; T_j \leq 175^\circ\text{C}$	-	-	40	V
$I_D$	drain current	$V_{GS} = 5\text{ V}; T_{mb} = 25^\circ\text{C}$ ; see <a href="#">Figure 1</a>	[1]	-	120	A
$P_{tot}$	total power dissipation	$T_{mb} = 25^\circ\text{C}$ ; see <a href="#">Figure 2</a>	-	-	357	W
<b>Static characteristics</b>						
$R_{DS(on)}$	drain-source on-state resistance	$V_{GS} = 5\text{ V}; I_D = 25\text{ A}; T_j = 25^\circ\text{C}$ ; see <a href="#">Figure 11</a>	-	1.35	1.6	m $\Omega$
<b>Dynamic characteristics</b>						
$Q_{GD}$	gate-drain charge	$V_{GS} = 5\text{ V}; I_D = 25\text{ A}; V_{DS} = 32\text{ V}$ ; see <a href="#">Figure 13</a> ; see <a href="#">Figure 14</a>	-	40.9	-	nC

[1] Continuous current is limited by package.

**Conditions are important!**

When comparing MOSFETs from different suppliers, be aware of different specification conditions –

Particularly for front page headline figures.

<b>VDS</b>	The maximum voltage between drain and source that the device is guaranteed to block in the off state ( $t_j \geq 25^\circ\text{C}$ ).
<b>ID</b>	The maximum <b>continuous</b> current the MOSFET can carry when the mounting base temperature is held at $25^\circ\text{C}$ with the device fully on.
<b>Ptot</b>	The maximum continuous power that the MOSFET can dissipate when the mounting base temperature is held at $25^\circ\text{C}$ .
<b>RDS(on)</b>	(Drain-source on state resistance) - The typical and maximum drain to source resistance of the MOSFET in its on-state under the conditions described.
<b>QGD</b>	The quantity of charge transferred into the MOSFET gate pin from 0V, across the 'Miller plateau'. It is part of the Total Gate Charge. $Q_{GS}(\text{tot}) + Q_{GD} = Q_G(\text{tot})$ .





# Pinning Information

This section shows how the external outline and pin connections of the MOSFET relate to the internal connections to the die and the schematic symbol.

## 2. Pinning information



Table 2. Pinning information

Pin	Symbol	Description	Simplified outline	Graphic symbol
1	G	gate		
2	D	drain		
3	S	source		
mb	D	mounting base; connected to drain		

SOT404 (D2PAK)

## 5. Pinning information



Table 2. Pinning information

Pin	Symbol	Description	Simplified outline	Graphic symbol
1	S	source		
2	S	source		
3	S	source		
4	G	gate		
mb	D	mounting base; connected to drain		

LFPAK56; Power-SO8 (SOT669)

## 5. Pinning information

Table 2. Pinning information

Pin	Symbol	Description	Simplified outline	Graphic symbol
1	D	drain		
2	D	drain		
3	G	gate		
4	S	source		
5	D	drain		
6	D	drain		
7	D	drain		
8	S	source		

Transparent top view  
DFN2020MD-6 (SOT1220)

Mounting base or backside tab is normally the Drain in both N and P Channel MOSFETs. And this is the primary thermal path.

May 23, 2019

# MOSFET Limiting Values

## THE POWER MOSFET APPLICATION HANDBOOK

DESIGN ENGINEER'S GUIDE



# Limiting Values

## 5. Limiting values

Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{DS}$	drain-source voltage	$T_j \geq 25\text{ }^{\circ}\text{C}$ ; $T_j \leq 175\text{ }^{\circ}\text{C}$	-	40	V
$V_{DGR}$	drain-gate voltage	$R_{GS} = 20\text{ k}\Omega$	-	40	V
$V_{GS}$	gate-source voltage	DC	-10	10	V
		Pulsed	-15	15	V
$I_D$	drain current	$T_{mb} = 25\text{ }^{\circ}\text{C}$ ; $V_{GS} = 5\text{ V}$ ; see <a href="#">Figure 1</a>	[1]	120	A
		$T_{mb} = 100\text{ }^{\circ}\text{C}$ ; $V_{GS} = 5\text{ V}$ ; see <a href="#">Figure 1</a>	[1]	120	A
$I_{DM}$	peak drain current	$T_{mb} = 25\text{ }^{\circ}\text{C}$ ; pulsed; $t_p \leq 10\text{ }\mu\text{s}$ ; see <a href="#">Figure 4</a>	-	1363	A
$P_{tot}$	total power dissipation	$T_{mb} = 25\text{ }^{\circ}\text{C}$ ; see <a href="#">Figure 2</a>	-	357	W
$T_{stg}$	storage temperature		-55	175	$^{\circ}\text{C}$
$T_j$	junction temperature		-55	175	$^{\circ}\text{C}$
Source-drain diode					
$I_S$	source current	$T_{mb} = 25\text{ }^{\circ}\text{C}$	[1]	120	A
$I_{SM}$	peak source current	pulsed; $t_p \leq 10\text{ }\mu\text{s}$ ; $T_{mb} = 25\text{ }^{\circ}\text{C}$	-	1363	A
Avalanche ruggedness					
$E_{DS(AL)S}$	non-repetitive drain-source avalanche energy	$I_D = 120\text{ A}$ ; $V_{sup} \leq 40\text{ V}$ ; $R_{GS} = 50\text{ }\Omega$ ; $V_{GS} = 5\text{ V}$ ; $T_{j(init)} = 25\text{ }^{\circ}\text{C}$ ; unclamped; see <a href="#">Figure 3</a>	[2][3]	1008	mJ

Again - conditions are important to make a fair comparison between competing parts.

- Operation outside these limits is not guaranteed – except for avalanche ruggedness.
- They are all temperature dependent. They are quoted at  $T_j = 25^{\circ}\text{C}$  and must be de-rated for  $T_j$  values  $\neq 25^{\circ}\text{C}$ .
- Datasheet de-rating graphs must be applied to check that the MOSFET is suitable for the worst-case application conditions).




Temperature dependence



# Limiting Values


$V_{DS}$	The maximum voltage the device is guaranteed to withstand between the Drain and Source pins in the OFF-state <b>over the temperature range 25°C to 175°C.</b>
$V_{GS}$	The maximum voltage the device is guaranteed to withstand between the Gate and Source pins. (Note that TDDB also must be considered).
$V_{DGR}$	The maximum drain - gate voltage is the same value as the maximum $V_{DS}$ voltage.
$I_D$	The maximum CONTINUOUS D.C. current that the MOSFET can handle under the specified conditions. <b>This is often limited by the package rather than the silicon die.</b> Some manufacturers state the theoretical silicon limit instead of package limit so be careful !
$I_{DM}$	The maximum current that the MOSFET can safely carry for a pulse time of $\leq 10 \mu s$ .
$P_{tot}$	The maximum continuous MOSFET power dissipation when its <b>mounting base temperature is HELD at 25°C.</b> Some MOSFET suppliers use different conditions so 'normalisation' is needed to do a valid comparison.
$T_{stg} / T_j$	These limit values define the safe <b>storage</b> and <b>junction operating</b> temperature range of the MOSFET.
$I_S$	The maximum continuous current of the MOSFET body diode. The same considerations apply as for $I_D$
$I_{SM}$	The maximum current that the MOSFET body diode is guaranteed to carry for a pulse time of $\leq 10 \mu s$ .

## SOA Curve



# Power Dissipation Derating

- The maximum (steady state) power dissipation allowed in the MOSFET is the power that would raise its junction temperature to **175°C** when its mounting base temperature is held at **25°C**.
- At  $T_{mb} = 25^{\circ}\text{C}$ , **100%** of the power (**357W**) can be dissipated. This would cause a **150°C** (K)  $T_j$  rise.
- At  $T_{mb} = 100^{\circ}\text{C}$ , **50%** of the power (**178W**) can be dissipated. This would cause a **75°C** (K)  $T_j$  rise.
- At  $T_{mb} = 175^{\circ}\text{C}$ , power dissipation **>0W** in the die would result in a  $T_j > 175^{\circ}\text{C}$ .




# Continuous Drain Current Derating

- Continuous drain current is limited to a maximum of **120A by the package**.
- At high mounting base temperatures, maximum continuous drain current is limited by maximum die temperature rather than the package limit.
- This limit assumes that the die  $R_{ds(on)}$  is at its maximum and die temperature is  $175^{\circ}\text{C}$  ( $R_{ds(on)\_max.@175^{\circ}\text{C}}$ )
- The maximum current at a given mounting base temperature can be calculated from the equation

$$I_D = \sqrt{(P / R_{ds(on)\_max.@175^{\circ}\text{C}})}$$


- $P$  is derived from  $P_{tot}$  by applying the previous graph
- $R_{ds(on)\_max.@175^{\circ}\text{C}}$  is stated on the datasheet (see slide 13)






May 23, 2019

# MOSFET Robustness



# Safe Operating Area - SOA

- The SOA curves show the permitted voltage – current – time envelope limit for MOSFET **LINEAR MODE** operation. In this zone the MOSFET is not fully enhanced ( it is between its OFF and ON states)
- The SOA lines are for a **single rectangular power pulse with initial  $T_j = 25^\circ\text{C}$ ; initial  $T_{mb} = 25^\circ\text{C}$ .**



- If initial  $T_j$  is  $>25^\circ\text{C}$  the graph **must be de-rated** in a similar way to power and current de-rating. If possible **this should be done by reducing  $V_{DS}$** .
- Often the power pulse will not be rectangular (e.g. inductive load active clamping). **Nexperia Applications Engineers would be happy to advise in such cases.**

# SOA Derating Example (Vds Scale Method)


## BUK7880-55 Example

- SOA current pulse is a square wave. Therefore with constant voltage and a constant Current,  **$V * I = \text{a constant Power.}$**
- The die heating is determined by the RC thermal model and is a scalable function with respect to Power. (i.e. – half the Power for a fixed pulse time will yield half the thermal rise at the die). The SOA curve represents a Power Level for a fixed pulse time, or a fixed amount of energy.
  - Scalable function:  $f(ax) = af(x)$
- The SOA curve is for a starting temp of 25C. The max die temp is 150C. This is a temperature differential of 125C.
- For a 50C starting temperature for single event SOA pulse, the differential die temp allowed is  $150C - 50C = 100C$ . Therefore the energy to get a die temp of 150C is
  - $100C / 125C = 80\%$
- As  **$V * I = \text{Power}$** , we can adjust the 25C x-axis Voltage scale to achieve an 80% energy level in the same pulse period at 50C, as shown.




# SOA Curve for BUK7880-55A

Scaled to 80% for 50C Solder Point starting temperature



# Thermal Characteristics

- Thermal impedance characteristics can be used to estimate MOSFET junction temperature rise caused by a single power pulse or a sequence of power pulses.
- At pulse durations where  $t_p > 10^{-2}\text{s}$ ,  **$Z_{th} = R_{th}$**  (steady state thermal resistance)
- At pulse durations  $< 10^{-2}\text{s}$  heat flow out of the die junction depends more on the die thermal capacity.



- $T_{j\_rise} = Z_{th(j-mb)} * P$** ; This temperature rise must be added to the initial mounting base temperature to give the actual junction temperature.
- Thermal modelling using SPICE or Flotherm is often easier, more accurate and more informative.**

# Limiting Values - Avalanche

## EDS(AL)S

(non-repetitive drain-source avalanche energy)

- ▶ The maximum single avalanche energy pulse allowed with the conditions specified.
- ▶ This is the avalanche energy pulse that would cause the junction temperature of the MOSFET to **rise from 25°C to 175°C** while its mounting base temperature is held at 25°C. The avalanche energy is specified for the maximum continuous drain current.
- ▶ Some vendors specify the avalanche energy for a lower current and longer duration, giving an apparent increase in avalanche energy. However this is only because the heat has a more time to dissipate.

## EDS(AL)R

(repetitive drain-source avalanche energy)

- ▶ The maximum avalanche energy allowed when the avalanche event is repetitive.
- ▶ This parameter is only listed on Nexperia MOSFET data sheets where the repetitive avalanche capability has been verified.
- ▶ The thermal requirements for repetitive avalanche events are that the repetitive limit line on the avalanche energy SOA graph should not be exceeded and **average** MOSFET junction temperature **must not exceed 170°C**.
- ▶ The  $\Delta T$  caused by the avalanche is 10°C (10K);  $T_j$  cycles between **165°C and 175°C**


### Avalanche ruggedness

$E_{DS(AL)S}$	non-repetitive drain-source avalanche energy	$T_{j(\text{init})} = 25\text{ °C}$ ; $I_D = -0.85\text{ A}$ ; DUT in avalanche (unclamped)		-	28	mJ
---------------	----------------------------------------------	---------------------------------------------------------------------------------------------	--	---	----	----



# Avalanche Ruggedness

- In an avalanche event **Vds is taken above its limiting value** - usually by current fed from an unclamped inductive load. The MOSFET Body Diode conducts reverse (avalanche) current.
- To procure the avalanche, the MOSFET is initially switched ON ( $V_{GS}=5V$ ); load current ramps up (to 120A). It is then switched OFF by pulling  $V_{GS}$  to zero; ( $R_{GS}=50\Omega$ ).
- $E_{DS(AL)S} = 1008mJ$  causes  $T_j$  to rise from 25°C to 175°C.
- Avalanche voltage (**BVDSS**)  $\approx 1.3 \times V_{DS\_max}$
- BVDSS increases (slightly) as die temperature increases.
- All Nexperia Automotive Power MOSFETs are subjected to TWO high energy avalanche pulses after packaging to verify their avalanche ruggedness capability.



Single-shot and repetitive avalanche rating

- (1) Single pulse;  $T_j = 25^\circ C$
- (2) Single pulse;  $T_j = 150^\circ C$
- (3) Repetitive

# Static Characteristics

May 23, 2019

## THE POWER MOSFET APPLICATION HANDBOOK

DESIGN ENGINEER'S GUIDE



# Static Characteristics



- Static characteristics define the steady state voltage, current and resistance ranges of the MOSFET over its full operating temperature range.
- They are the key parameters to consider when specifying a MOSFET for an application.
- Typical values are also given but **limit values should be used for design calculations.**

Table 7. Characteristics						
Symbol	Parameter	Conditions	Min	Typ	Max	Unit
Static characteristics						
$V_{(BR)DSS}$	drain-source breakdown voltage	$I_D = 250 \mu A; V_{GS} = 0 V; T_J = 25 ^\circ C$	40	-	-	V
		$I_D = 250 \mu A; V_{GS} = 0 V; T_J = -55 ^\circ C$	36	-	-	V
$V_{GS(th)}$	gate-source threshold voltage	$I_D = 1 mA; V_{DS} = V_{GS}; T_J = 25 ^\circ C$ ; see <a href="#">Figure 9</a> ; see <a href="#">Figure 10</a>	1.4	1.7	2.1	V
		$I_D = 1 mA; V_{DS} = V_{GS}; T_J = -55 ^\circ C$ ; see <a href="#">Figure 9</a>	-	-	2.45	V
		$I_D = 1 mA; V_{DS} = V_{GS}; T_J = 175 ^\circ C$ ; see <a href="#">Figure 9</a>	0.5	-	-	V
$I_{DSS}$	drain leakage current	$V_{DS} = 40 V; V_{GS} = 0 V; T_J = 25 ^\circ C$	-	0.13	1	$\mu A$
		$V_{DS} = 40 V; V_{GS} = 0 V; T_J = 175 ^\circ C$	-	-	500	$\mu A$
$I_{GSS}$	gate leakage current	$V_{GS} = 10 V; V_{DS} = 0 V; T_J = 25 ^\circ C$	-	2	100	nA
		$V_{GS} = -10 V; V_{DS} = 0 V; T_J = 25 ^\circ C$	-	2	100	nA
$R_{DS(on)}$	drain-source on-state resistance	$V_{GS} = 5 V; I_D = 25 A; T_J = 25 ^\circ C$ ; see <a href="#">Figure 11</a>	-	1.35	1.6	m $\Omega$
		$V_{GS} = 10 V; I_D = 25 A; T_J = 25 ^\circ C$ ; see <a href="#">Figure 11</a>	-	1.17	1.4	m $\Omega$
		$V_{GS} = 5 V; I_D = 25 A; T_J = 175 ^\circ C$ ; see <a href="#">Figure 12</a> ; see <a href="#">Figure 11</a>	-	-	3.1	m $\Omega$



Temperature dependence

# Transfer Characteristics




- The Transfer Characteristics of the MOSFET shows its 'gain' how  **$I_D$  increases as  $V_{GS}$  increases**.
- It shows the 25°C and 175°C characteristics
- They are more separated at low  $V_{GS}$  values (near  $V_{GS(th)}$ ) but merge together at a higher  $V_{GS}$  point ( $V_{GS} \approx 3.3V$ ;  $I_D \approx 320A$ ). **This is the Zero Temperature Coefficient ( $I_{ZTC}$ ) point.**
- This is of further interest in Linear Hot Spot failure. Nexperia have developed **Trench MOSFETs that operate reliably in 'linear mode'**.
- At  $I < I_{ZTC}$  thermal instability due to **positive electro-thermal feedback** can occur.
- The slope at 25C across the Miller Plateau is used to define the Transconductance -  **$g_m = \Delta A / \Delta V$**
- This is not usually a problem with (fast) switching, but careful design is needed for quasi steady state '**linear mode**' applications such as clamping.



# V<sub>GS</sub> Threshold Characteristics

- Gate Source threshold voltage is the 'gate drive' voltage needed to **start** to turn the MOSFET **ON**.
- More critically it is the limit above which the MOSFET may conduct some current (and dissipate some power). V<sub>g-s</sub> MUST be kept below this level to guarantee that it is held **OFF**.
- The gate drive circuit must accommodate application conditions (noise, high temperature etc.) that could cause the MOSFET to start to turn ON when it should be held OFF.
- **V<sub>GS(th)</sub>** must be above 2.25V at -40C to begin to turn the device on.
- **V<sub>GS(th)</sub>** decreases with Temperature. The BUK961R6-40E is a 'Logic Level' MOSFET. **At 175°C V<sub>GS(th)</sub>** is guaranteed to be at least **0.5V**.
- In applications needing more margin, 'Standard Level' MOSFETs (BUK7\*\*\* ) may be a better choice. **At 175°C V<sub>GS(th)</sub>** is guaranteed to be at least **1.0V**.



Typical Logic Level

# Threshold Ids vs Vgs


Customer Question Example: We have had a concern from the Boost converter chip supplier.

**We need to ensure that the FET can achieve an ID of 2A with a VGS of 3V over temp from -40°C to 105°C.**

Can the BUK98150-55A and BUK9880-55A achieve this requirement. The graphs below don't show the -40°C curves for Id Vs VGS. I know VGS goes up with lower Temp's.

**Can we get a updated graph with worst case curves for VGS Vs ID over temp from -40°C to 150°C (Tj) as below.**


- This graph shows how drain current ( $I_D$ ) increases exponentially with increasing  $V_{GS}$ . (y-axis log, x-axis linear as compared to Transfer Characteristic graph)
- Note that the difference between the minimum and maximum  $V_{GS}$  voltage for a given drain current is constant and independent of  $I_D$ .
- It can be used with the previous graph to match the MOSFET and its load to its gate driver



Vgsth max @ -40C = 2.25V (see last slide)  
 $\Delta V$  between 2.25V and 3V = 0.75V  
 $\Delta I_D$  for  $\Delta V_{(0.75V)}$  or,  $k_{I(0.75V)} = I_{D2}/I_{D1} = 2000$   
(from graph above)  
 $I_D$  at 3V  $\Rightarrow I_{D(@V_{GS}=2.25V)} * 2000$   
 $I_{dmin(@V_{GS}=3V)} = 1mA * 2000 = 2A \checkmark$

# Drain Source On-State Resistance $R_{ds\ ON}$

- $R_{DS(on)}$  (Drain-Source on-state resistance) is often the **most important MOSFET parameter**.  
It determines how good a closed-switch the 'ON' MOSFET is. It is usually the key factor **determining the power loss and efficiency** of the circuit.
- ALL graphs where the title is followed by '**typical values**' should not be used for design data. They will **not** be worst case.
- They are usually shown with junction temperature = 25°C. This will rarely be the case with automotive applications.
- They are an **indication** of how the MOSFET characteristics are related.




# Drain Source On-State Resistance

## $R_{DS(on)}$ over Temperature

- This graph is 'normalised' – which means that the  $T_j = 25^\circ\text{C}$   $R_{DS(on)}$  is equated to '1'.
- Its value at other temperatures within its operating range is scaled by the factor 'a'.
- This graph is valid for the specific technology (T6 40V Logic Level in this case) and **can** be used for design parameter estimation.
- e.g. at  $105^\circ\text{C}$  the  $R_{DS(on)}$  for this technology will be 1.5 X the  $25^\circ\text{C}$   $R_{DS(on)}$  value.
- For the BUK961R6-40E the maximum  $25^\circ\text{C}$   $R_{DS(on)}$  value is **1.6m $\Omega$**  (with  $V_{GS} = 5\text{V}$ ).
- Max.  **$105^\circ\text{C}$   $R_{DS(on)}$**  value is therefore **2.4m $\Omega$** .

### Overdriving


- Driving it with  $V_{GS} = 10\text{V}$ ,  $25^\circ\text{C}$   $R_{DS(on)} = 1.4\text{m}\Omega$
- With  $V_{GS} = 10\text{V}$ ,  $T_j = 105^\circ\text{C}$   $R_{DS(on)} = 2.1\text{m}\Omega$





# Ids - Drain Source Leakage Current

- ▶ This current flows through the (reverse biased) body diode. **This diode is an integral part of the MOSFET structure. It cannot be omitted.**
- ▶ The leakage current is highly temperature dependent; it approximately **doubles for every 10°C rise in  $T_j$** .
- ▶ As with any junction diode it **starts to conduct reverse current** when  $V_{ds}$  reaches a critical value (**BVDSS**).
- ▶ BVDSS (or  $V_{(BR)DSS}$ ) is nominally 1.3 times the rated  $V_{DS}$  (52V for a 40V MOSFET) at 25°C . Reverse current increases disproportionately above this voltage.
- ▶ The breakdown voltage ( $V_{(BR)DSS}$ ) has a positive temperature coefficient, i.e. as temperature increases, BVDSS increases.
- ▶ At low temperatures  $V_{(BR)DSS}$  may be **less than**  $V_{DS\_max}$  .



$I_{DSS}$	drain leakage current	$V_{DS} = 40V; V_{GS} = 0V; T_j = 25^\circ C$	-	0.13	1	$\mu A$
		$V_{DS} = 40V; V_{GS} = 0V; T_j = 175^\circ C$	-	-	500	$\mu A$

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
Static characteristics						
$V_{(BR)DSS}$	drain-source breakdown voltage	$I_D = 250 \mu A; V_{GS} = 0V; T_j = 25^\circ C$	40	-	-	V
		$I_D = 250 \mu A; V_{GS} = 0V; T_j = -55^\circ C$	36	-	-	V

NOTE: Nexperia give  $I_{DSS}$  conditions  
At max.  $V_{ds} = 40V$ ; max.  $T_j = 175^\circ C$

# Idss – Example – Competitor


As mentioned previously, be aware of the conditions that the MOSFET parameters are specified at.

This is a 40V MOSFET but the maximum Idss condition is given at  $V_{ds} = 18V$ ;  $T_j = 85^\circ C$ .

These conditions are well below the maximum allowed ratings (40V;  $175^\circ C$ ).

IDSS roughly doubles for every  $10^\circ C$  rise in temperature.

Although this 'headline'  $20\mu A$  figure looks better than the  $500\mu A$  Nexperia figure, it is in fact **WORSE**



IPD100N04S4-02

Parameter	Symbol	Conditions	Values			Unit
			min.	typ.	max.	

### Thermal characteristics<sup>2)</sup>

Thermal resistance, junction - case	$R_{thJC}$	-	-	-	1.0	K/W
Thermal resistance, junction - ambient, leaded	$R_{thJA}$	-	-	-	62	
SMD version, device on PCB	$R_{thJA}$	minimal footprint	-	-	62	
		6 cm <sup>2</sup> cooling area <sup>3)</sup>	-	-	40	

### Electrical characteristics, at $T_j=25^\circ\text{C}$ , unless otherwise specified

#### Static characteristics

Drain-source breakdown voltage	$V_{(BR)DSS}$	$V_{GS}=0V, I_D=1mA$	40	-	-	V
Gate threshold voltage	$V_{GS(th)}$	$V_{DS}=V_{GS}, I_D=95\mu A$	2.0	3.0	4.0	
Zero gate voltage drain current	$I_{DSS}$	$V_{DS}=40V, V_{GS}=0V, T_j=25^\circ\text{C}$	-	0.04	1	$\mu A$
		$V_{DS}=18V, V_{GS}=0V, T_j=85^\circ\text{C}^{2)}$	-	1	20	

May 23, 2019

# Dynamic Characterists

## THE POWER MOSFET APPLICATION HANDBOOK

DESIGN ENGINEER'S GUIDE



# Dynamic Characteristics

- Dynamic characteristics are parameters that affect **switching performance**.
- The MOSFET **gate is electrically insulated** from the channel structure by the **gate oxide**.
- However, it is capacitively coupled to the channel structure.
- The **electric field created by  $V_{GS}$  controls** the conductivity of the channel – hence  **$R_{DS(on)}$** .



Dynamic characteristics						
$Q_{G(tot)}$	total gate charge	$I_D = 25\text{ A}$ ; $V_{DS} = 32\text{ V}$ ; $V_{GS} = 5\text{ V}$ ; see <a href="#">Figure 13</a> ; see <a href="#">Figure 14</a>	-	120	-	nC
$Q_{GS}$	gate-source charge		-	26.9	-	nC
$Q_{GD}$	gate-drain charge		-	40.9	-	nC
$C_{iss}$	input capacitance	$V_{GS} = 0\text{ V}$ ; $V_{DS} = 25\text{ V}$ ; $f = 1\text{ MHz}$ ; $T_J = 25\text{ °C}$ ; see <a href="#">Figure 15</a>	-	12300	16400	pF
$C_{oss}$	output capacitance		-	1530	1840	pF
$C_{rss}$	reverse transfer capacitance		-	740	1020	pF
$t_{d(on)}$	turn-on delay time	$V_{DS} = 30\text{ V}$ ; $R_L = 1.2\text{ }\Omega$ ; $V_{GS} = 5\text{ V}$ ; $R_{G(ext)} = 5\text{ }\Omega$	-	95	-	ns
$t_r$	rise time		-	118	-	ns
$t_{d(off)}$	turn-off delay time		-	195	-	ns
$t_f$	fall time		-	119	-	ns
$L_D$	internal drain inductance	from upper edge of drain mounting base to center of die	-	2.5	-	nH
$L_S$	internal source inductance	from source lead to source bonding pad	-	7.5	-	nH
Source-drain diode						
$V_{SD}$	source-drain voltage	$I_S = 25\text{ A}$ ; $V_{GS} = 0\text{ V}$ ; $T_J = 25\text{ °C}$ ; see <a href="#">Figure 16</a>	-	0.77	1.2	V
$t_{rr}$	reverse recovery time	$I_S = 20\text{ A}$ ; $di_S/dt = -100\text{ A}/\mu\text{s}$ ; $V_{GS} = 0\text{ V}$ ; $V_{DS} = 25\text{ V}$	-	57	-	ns
$Q_r$	recovered charge		-	97	-	nC



# The Switching Process

❑ This illustration shows the processes that are active during the switch ON of a MOSFET driving an inductive load.


- **Gate drive voltage rises from 0V to +10V** (Quickly !!).
- **$C_{gs}$  //  $C_{gd}$  start to charge** up via R1.  $I_{in}$  is initially 1A.
- **$V_{GS}$  rises to  $V_{GS(th)}$** . The MOSFET channel starts to conduct.
- Channel current increases steadily until **channel current equals inductor current**. Current no longer flows in DIODE D1 and D1 becomes reverse biased.  **$V_{ds}$  starts to fall.**




- Input current now diverts into  $C_{gd}$  as  $V_{ds}$  decreases. Current flow into  $C_{gs}$  reduces and the '**Miller plateau**' phase starts.
- This continues until  $V_{ds}$  drops to  $I_D * R_{DS(on)}$  ( $\approx 0V$ ).  $C_{ds}$  ( $C_{oss}$ ) has now fully discharged through the MOSFET. **Input current continues to flow into  $C_{gs}$  and  $C_{gd}$  even though the MOSFET is now fully enhanced (ON).**
- **To turn the MOSFET OFF, gate drive voltage is set to 0V.**
- Charge starts to flow out through R1 and the reverse sequence of events takes place. When  **$V_{GS}$  drops below  $V_{GS(th)}$** , **channel current will stop flowing.**

# MOSFET Capacitance and Charges

- The MOSFET capacitances are associated with structures within the MOSFET die. They are complex.
- $C_{ISS}$  is associated primarily with the **gate oxide** layer. Its thickness is fixed;  **$C_{ISS}$  is not voltage dependent** (Stable over  $V_{DS}$ )
- $C_{RSS}$  &  $C_{OSS}$  are associated with the reverse biased (body diode) junction, they depend on '**depletion layer**' thickness (which **depends on  $V_{DS}$** ).  
**High  $V_{DS}$**  = thick depletion layer = **low capacitance**. **Low  $V_{DS}$**  = thin depletion layer = **high capacitance**.
- Due to the voltage dependence of the capacitances, it is often **easier to use gate charge** transferred to / from the capacitances as **design parameters**.
- To make valid comparisons between MOSFETs, the measurement conditions for the parameters must also be comparable




# Dynamic Capacitance



$$C_{iss} = C_{GS} + C_{GD}, C_{DS} \text{ shorted}$$

$$C_{rss} = C_{GD}$$

$$C_{oss} = C_{DS} + C_{GD}$$



**Ciss, Coss, Crss** relate to the parasitic capacitances referred to as the as dynamic characteristics.

**Ciss** is the input capacitance, and is the capacitance obtained by totaling the gate-source capacitance  $C_{gs}$  and the gate-drain capacitance  $C_{gd}$ ; it is the capacitance of the MOSFET as a whole, as seen from the input. This capacitance must be driven (charged) in order to cause the MOSFET to operate, and so is a parameter of importance when studying the drivability of an input device or input losses.  $Q_g$  is the amount of charge necessary to drive (charge)  $C_{iss}$ .

**Coss** is the output capacitance, obtained by adding the drain-source capacitance  $C_{ds}$  and the gate-drain capacitance  $C_{gs}$ , and is the total capacitance on the output side. If  $C_{oss}$  is large, a current arising due to  $C_{oss}$  flows at the output even when the gate is turned off, and time is required for the output to turn off completely.

**Crss** is the gate-drain capacitance  $C_{gd}$  itself, and is called the feedback capacitance or the reverse transfer capacitance. If  $Crss$  is large, the rise in drain current is delayed even after the gate is turned on, and the fall in current is delayed after the gate is turned off. In other words, this parameter greatly affects switching speed.  $Q_{gd}$  is the charge amount necessary to drive (charge)  $Crss$ .

# Gate Charge Definitions

## Electrical characteristics of MOSFETs (Charge Characteristic $Q_g/Q_{gs1}/Q_{gd}/Q_{sw}/Q_{oss}$ )

### > Gate charge

Because the Gate (G) input terminal of a MOSFET is insulated, the amounts of charge  $Q$  seen from the Gate are important characteristics. Figure 1.5 illustrates the definitions of gate charge characteristics.

### > Total gate charge $Q_g$

The amount of charge to apply voltage (from zero to designated voltage) to gate

### > Gate-source charge 1 $Q_{gs1}$

The amount of charge required for a MOSFET to begin to turn on (before dropping drain-source voltage)

### > Gate-drain charge $Q_{gd}$



The amount of gate charge charged in the Miller plateau

### > Gate switch charge $Q_{sw}$

The amount of charge stored in the gate capacitance from when the gate-source voltage has reached  $V_{th}$  Until the end of the Miller plateau


### > Output charge $Q_{oss}$

Drain-source charge






# Oscilloscope Traces of MOSFET switching On / Off



- ▶ Green trace  $V_{GS}$
- ▶ Yellow trace  $V_{DS}$
- ▶ Purple trace  $I_D$  (10mV = 1A)
- ▶ Gate drive source current  $\ll$  gate drive sink current.
- ▶ Turn OFF time  $\ll$  turn ON time (different gate drive currents)
- ▶ Note the VGS 'ring' due to high dV/dt



# Delay, Rise and Fall Times


- There is always some resistance associated with the gate structure of the MOSFET. Also it is advisable to **include a low value external resistance in series with the gate** (to damp out any oscillatory transients).
- Initial MOSFET response to gate drive depends on the nature of the load. A resistively loaded MOSFET should be used for these measurements.
- Turn Off depends on  $V_{GS}$ . i.e. it's quicker to turn off from  $V_{GS} = 5V$  than  $V_{GS} = 10V$  due to  $R_G$
- There is always some unavoidable 'stray' **inductance** associated with the conductors (lead frame, wire bonds etc.) of a packaged MOSFET. These inductances will affect the switching behaviour while the channel current is changing.

$t_{d(on)}$	turn-on delay time	$V_{DS} = 30\text{ V}; R_L = 1.2\ \Omega; V_{GS} = 5\text{ V};$ $R_{G(ext)} = 5\ \Omega$	-	95	-	ns
$t_r$	rise time		-	118	-	ns
$t_{d(off)}$	turn-off delay time		-	195	-	ns
$t_f$	fall time		-	119	-	ns
$L_D$	internal drain inductance	from upper edge of drain mounting base to center of die	-	2.5	-	nH
$L_S$	internal source inductance	from source lead to source bonding pad	-	7.5	-	nH

# MOSFET Body Diode Characteristics


- The 'Body Diode' in the MOSFET structure behaves similarly to all silicon junction diodes. In normal MOSFET operation this diode is reverse biased and **plays no part** in the function.
- When the MOSFET is OFF ( $V_{GS}=0$ ), it will still operate as a diode; D = cathode, S = anode. **It will carry current if it is forward biased ( $V_{SD} \geq 0.5V$  @ 25°C)**
- If the channel is fully enhanced (switched ON) at this stage, **current flows through the channel rather than through the diode (if  $I_D * R_{DS(on)} < 0.5V$ )** . Power loss reduces.
- This '**third quadrant**' operation when the MOSFET is turned ON is called '**synchronous rectifier**' mode.
- As with all p-n junction diodes, current does not cease immediately when the bias voltage is reversed. There is a short '**reverse recovery**' time while charge carriers are withdrawn from the junction. The charge that is withdrawn from the p-n junction in this process is the '**recovered charge**'.
- These non ideal diode characteristics contribute towards power losses. The reverse recovery event can be a troublesome EM noise source, hence an EMC concern.

Source-drain diode						
$V_{SD}$	source-drain voltage	$I_S = 25\text{ A}; V_{GS} = 0\text{ V}; T_J = 25\text{ }^{\circ}\text{C}; \text{ Fig. 15}$	-	0.8	1.2	V
$t_{rr}$	reverse recovery time	$I_S = 25\text{ A}; dI_S/dt = -100\text{ A}/\mu\text{s}; V_{GS} = 0\text{ V}; V_{DS} = 20\text{ V}; T_J = 25\text{ }^{\circ}\text{C}; \text{ Fig. 16}$	-	32.3	-	ns
$Q_r$	recovered charge		-	26.8	-	nC
S	softness factor		-	0.85	-	
		$I_S = 25\text{ A}; dI_S/dt = -500\text{ A}/\mu\text{s}; V_{GS} = 0\text{ V}; V_{DS} = 20\text{ V}; T_J = 25\text{ }^{\circ}\text{C}; \text{ Fig. 16}$	-	0.7	-	




# Diode Recovery terminology and MOSFETs

- **Speed => trr and Charge => Qrr**
  - SiC Rectifiers have minimal Qrr (HV Schottky)
  - Schottky has low Qrr
  - PN Rectifiers have higher Qrr
- **trr classes**
  - Schottky <10nS (including SiC HV devices)
  - Standard PN ~1000nS
  - Fast ~200nS , Ultrafast 50 to 150nS, Hyperfast <25nS
  - Soft Recovery usually 45 to 120nS
- **Softness Factor**
  - Stated at a dI/dt value (ex. 200A / uS)
  - RRSF = Tb / Ta



- **MOSFET PN Junction - Recovery**
  - trr and Qrr are listed in Data Sheets. (previous slide)
  - RRSF, Softness is not normally listed for MOSFETs for the body diode (PN). For Trench 9 devices this is in the data sheet.
  - This can be measured using the same Double Pulse test used for Rectifiers. Example on next slide.



Source-drain diode						
VSD	source-drain voltage	IS = 25 A; VGS = 0 V; TJ = 25 °C; Fig. 15	-	0.8	1.2	V
trr	reverse recovery time	IS = 25 A; dIS/dt = -100 A/μs; VGS = 0 V; VDS = 20 V; TJ = 25 °C; Fig. 16	-	32.3	-	ns
Qr	recovered charge		-	26.8	-	nC
S	softness factor		-	0.85	-	
		IS = 25 A; dIS/dt = -500 A/μs; VGS = 0 V; VDS = 20 V; TJ = 25 °C; Fig. 16	-	0.7	-	






# How $t_{rr}$ and Softness are measured

## Double Pulse Method

- Test Circuit for MOSFET Body Diode as DUT is the same test method as used for Rectifiers. Test method is similar to 1/2 Bridge applications.
- DUT is MOSFET with Gate shorted to source.
  - First Pulse establishes the current  $I_F$  in  $t_1$
  - Off Pulse  $t_2$ , establishes current in Diode as  $I_F$
  - Second Pulse used to measure the waveform.



# Extended Topics

May 23, 2019

## THE POWER MOSFET APPLICATION HANDBOOK

DESIGN ENGINEER'S GUIDE



# Power Dissipation Thermal Design

## Power Handling

Average Power Total Loss Model

Loss Calculation Methods

Conduction

Switching

Avalanche

Static Device Temperature

Dynamic Die Temp

# Total Power Loss Model

## Why:


- 1) A large percentage of customer design questions are thermal.
- 2) Aside from ESD, MOSFET operational failure is primarily from thermal overstress.

## Primary Components

$$P_{\text{total}} = P_{\text{conduction}} + P_{\text{switching}} + P_{\text{avalanche}}$$

- $P_{\text{conduction}} \sim f(I, R_{\text{ds@Vgs}}, \text{DutyCycle})$  in ON State
    - Fairly easy to estimate at max constant current ( $I_{\text{dc}}^2 * R_{\text{ds}}$ )
    - Also, Reverse conduction in OFF state across body diode ( $I_{\text{r}} * V_{\text{d}}$ )
  - $P_{\text{switching}} \sim f(\Delta I, \Delta V, F_{\text{switching}}, Z_{\text{load}})$ 
    - Also could include Gate Drive losses if  $F_{\text{switching}}$  is high. With large power MOSFETs, most the gate drive losses are in the driver circuitry (i.e. low  $R_{\text{gate}}$ )
- $$P_{\text{gatesw}} \sim f(Q_{\text{gtot @Vgs}}, F_{\text{switching}}, R_{\text{gate}})$$
- $P_{\text{avalanche}} - f(V_{\text{bat}}, I_{\text{avl}}, V_{\text{avl}}, F_{\text{avl}}, Z_{\text{avl}})$ 
    - $BV_{\text{dss}}$  exceeded from switching off Inductive load.  $E_{\text{as}}$  is specified as one time event.

## Normalized Derating





# Example Application

Inductive Load – 14V Fuel Injector

## Customer Application Parameters Example:

### Conduction

**R**<sub>load</sub> = 22 Ohms

**V**<sub>dd</sub> = 16V

**DTY** = 12% (max at F<sub>max</sub>)

### Switching

**T**<sub>rise</sub> = 50uS

**T**<sub>fall</sub> = 50uS

**F**<sub>max</sub> = 60Hz (7200 rpm, 4 cycle)

$\Delta I = 16V / 22\Omega$


$\Delta V = V_{dd} - Gnd = 16V$

### Avalanche

**L**<sub>load</sub> = 12mH

\***C**<sub>load</sub> = 0.3uF

**R**<sub>mb-ambient</sub> = 10 K/W



# Conduction Losses - Estimating

$P_{\text{conduction}} \sim f(I_d, R_{ds@V_{gs}}, R_{\text{load}}, V_{\text{bat}}, \text{DutyCycle})$  in ON State

- Fairly easy to estimate at max constant current ( $I_d^2 * R_{ds} * \text{DutyCycle}$ )
- Steps:
  - Use max  $I_d$  ( $R_{\text{load}}$  and  $V_{\text{bat}}$ )
  - Use ON Duty Cycle
  - Use max Steady State  $T_j$  design target in Application (1<sup>st</sup> pass) to estimate max  $R_{ds}$ . Example:  $25\text{m}\Omega * 1.5 \text{ (at } 120^\circ\text{C)} = \underline{33\text{m}\Omega}$

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>Static characteristics</b>						
$R_{DSon}$	drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 8\text{ A}; T_j = 25^\circ\text{C}$	-	18	25	m $\Omega$




Fig. 11. Normalized drain-source on-state resistance as a function of junction temperature; typical values

$P_{\text{conduction}} \sim f(I_r, V_d, T_r, F_{\text{switching}})$  in OFF State

- Reverse conduction in OFF state across body diode during periodic switching.
- Specifications and Spice models of Body Diodes are simplistic.

# Switching Losses - Estimating

## Methods used to Estimate Switching Losses

Validation

$$P_{\text{switching}} \sim f(\Delta I, \Delta V, F_{\text{switching}}, T_{\text{sw}}, Z_{\text{load}})$$

Mostly Resistive:  $I_d$  proportional to  $V_{\text{load}}$



$$*P_{\text{switching}} \geq \frac{1}{6} * F_{\text{switching}} * V_{\text{ds}} * I_d * T_{\text{sw}}$$

Increasing Power Dissipation

Complex:  $V_{\text{ds}}$  decline lags  $I_d$

$$*P_{\text{switching}} \leq \frac{1}{2} * F_{\text{switching}} * V_{\text{ds}} * I_d * T_{\text{sw}}$$

\* Turn on only. Turn off needs to be included if not an avalanche application. For Resistive loads if  $T_{\text{on}} = T_{\text{off}}$ , then  $P_{\text{on}} = P_{\text{off}}$ .



## Spice Simulation

Electrical Model of Load


- Loads are not ideal. inductance changes with current, or Solenoid

Spice Model with Accurate Switching

Gate Drive Model is critical.

Compare Simulation to circuit performance.

Gate Drive Losses can be evaluated in model. Usually, small enough to neglect.



\* Figures from Peter Markowski, ePOWER LLC (2012) and John Hargenrader, Fairchild Semiconductor (2013)

# Resistive Load Example

For the linear waveforms shown, where  $T$  is the total switching time:

$$V_{ds} = V_p (1-t/T)$$

$$I_{ds} = I_p (t/T)$$

So, the instantaneous power is

$$P_{swon} = V_p * I_p * t/T * (1-t/T)$$

Integrating the Energy over  $T$  (switching time) gives the ON switching Energy as:

$$E_{swon} = \int_0^T P \, dt$$

$$= \int_0^T V_p * I_p * t/T * (1-t/T) \, dt$$


$$= V_p * I_p * [ \int_0^T t/T \, dt - \int_0^T (t/T)^2 \, dt ]$$

$$= V_p * I_p * [ [ 1/2T * t^2 ] - [ 1/3T^2 * t^3 ] ]_0^{T_{sw}}$$

$$= V_p * I_p * [ 1/2T_{sw} - 1/3T_{sw} ]$$

$$= 1/6 * V_p * I_p * T_{sw}$$

## Resistive Load waveforms





# Avalanche Losses

**E<sub>as</sub>** specifications in data sheets is for a one time event at specific I and L value. Can be used for device comparison, but limited value for design.

1. Avalanche (**E<sub>as</sub>**) calculations can be used for **P<sub>avalanche</sub>**, to be used in Static Thermal analysis.
2. Avalanche data sheet curves can be used for singular and repetitive event robustness. (Discussed later)

**E<sub>as</sub>** - Avalanche energy can be higher than the energy stored in the inductor. (What??)

**V<sub>avl</sub>** - Is higher than BV<sub>dss</sub>. A Swag factor is included in these calculations, normally 1.2 to 1.3. This can be verified in the application with the exact device.

**R<sub>L</sub>** - When the series R of the Inductor is small, these losses can be ignored. **T<sub>av</sub>** -Time in Avalance depends on rate of energy dissipated across MOSFET.




Figure 3. UIS Test Circuit




Figure 4. UIS Waveforms

$$E_{as} = \left[ \frac{1}{2} L \times I_{as}^2 \right] \times \left[ \frac{V_{avl}}{V_{avl} - V_{dd}} \right]$$

where,  $V_{avl} = BV_{dss} \times 1.3$

Now,  $P_{avalance} = E_{as} * F_{avl}$

(\* Figure from AN-7514 Fairchild 2002)

# Static Thermal Model – Final Output - $T_{mb}$

- 1. Use the  $P_{total}$  Power Dissipation to estimate the Device Mounting Base Max Operating Temperature,  $T_{mb(max)}$ 
  - 3D thermal model (i.e. - *FloTherm*)
  - Physical Calculations of  $R_{mb-ambient}$  (old school, sometimes including blackbody radiation portion)
  - Use of standard  $R_{mb-ambient}$  ratings for device on specified pad area (*\*No longer specified on many device data sheets*), or from Test Card in the literature.
  - Lab Measurement with known power dissipation, and thermocouples on prototype hardware.

2. Use  $T_{mb(max)}$  as input to Dynamic Spice Model with RC Thermal network.

Output:  $T_{jmax}$ ,  $\Delta T_j$ ,  $T_{javg}$

- 3. Use the data sheet  $R_{j-mb}$  to Calculate the Max average die temp,  $T_{javg}$ . This can be used for FIT Rate Calculations, and to cross check the simulations. \*\*

$T_{javg} = (P_{conduction} + P_{switching} + P_{avalanche}) * (R_{j-mb} + R_{mb-Ambient})$

## 9. Thermal characteristics

Table 6. Thermal characteristics

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
$R_{th(j-mb)}$	thermal resistance from junction to mounting base	<a href="#">Fig. 5</a>		-	-	0.9	K/W

# Dynamic Die Temp – RC Thermal Model

## Methodology

### 1. Construct Electrical Spice Model

Compare Model to switching waveforms of actual circuit

Verify Maximum Conditions, Duty Cycle, Min load R, Max load L, etc.


### 2. Integrate RC Thermal Model (Foster or Cauer) in Spice.

- May be integrated into Spice Model already
- If not, set up Power Input to RC Network.

### 3. Establish $T_{mb}$ reference Voltage. Use $T_{mb(max)}$ as input to Dynamic Spice Model. (here $T_{mb}$ is set to 85)

**NEXT** - Spice Output  
– Plot Dynamic  $T_j$

Note that both total MOSFET Power including Gate Drive are included




\*figures from Power MOSFET Application Handbook, Nexperia Semiconductor

# Dynamic Die Temp – RC Thermal Model

Spice Output – Dynamic Die Temp

Thermal Model Reaches  
Steady State



Questions Using Spice:

- 1) Is  $R_{ds}$  thermally adjusted for Temp? In models that have embedded Cauer RC models, if they are connected to a reference temp, the  $R_{ds}$  may be compensated.
- 2) Is  $R_{ds}$  set to the max, or to nominal in the model at 25C as a starting point.

Basic Thermal Design elements:

- 1) Is  $T_{j\text{max}}$  below 175C?
- 2) Is  $\text{delta } T_j$  extreme?

**\*\* Crosscheck  $T_{j\text{avg}}$  with calculated value from slide 19**

Conduction, Switching and Avalanche loss estimates, can all be compared to the Spice Model calculations.

Switching - Using the integrated Energy functions in Spice and looking at the loss over multiple cycles is useful.

$$\text{Example} = (10\text{mJ} / 12\text{mS}) \\ \sim = \underline{\underline{0.83\text{W}}}$$



May 23, 2019

# Understanding Snubbers


## THE POWER MOSFET APPLICATION HANDBOOK

DESIGN ENGINEER'S GUIDE



# Snubbers - ½ Bridge Example AN11160

- **What does a snubber do?**
  - Manages sudden changes in current during switching.
  - In AN11160, the stray inductance in series with the MOSFET is what is being 'snubbed', from PCB traces and package inductance.
- **Basics of Selecting RC components.**
  - $R_s$  is selected to maintain instantaneous current during switching event.
  - $C_s$  is selected to allow transfer of stored energy from Inductor to damp ringing from  $C_{oss}$ ,  $L_{LK}$  interaction.



- **$R_s$  (Snubber Resistor)**
  1. Rule of Thumb – use the load current, and Vdd.  $R_s = V_{dd} / I_{load}$
  2. Experimental - Use  $C_{add}$  in parallel with  $C_{oss}$ , and measure frequency of  $f_{ring}$  at two different points in the Lab (Section 3). Calculate  $L_{lk}$  (Section 5).
    - Use  $C_{lk} = C_{oss}$ ,  $L_{lk}$ , to find  $R_s$

$$R_s = \left( \frac{I}{2\zeta} \right) \sqrt{\frac{L_{LK}}{C_{LK}}}$$

- **$C_s$  (Snubber Cap)**
  1. Rule of Thumb
    - Use  $C_s = \sim C_{oss}$  of the MOSFET
  2. Experimental - Use  $R_s$  and  $f_{ring}$  to calculate. (Section 5)

$$C_s = \frac{I}{2\pi R_s f_{RING0}}$$

# SOA Derating

May 23, 2019

## THE POWER MOSFET APPLICATION HANDBOOK

DESIGN ENGINEER'S GUIDE





# Voltage Scale or Current Scale SOA Method


- Calculate the proportion based on  $T_{jmax}$  and  $T_{mb}$

$$\text{Power Scale Factor} = [T_{jmax} - T_{mb}(\text{application})] / [T_{jmax} - T_{mb}(\text{SOA Curve})]$$

For a 175C device at 100C this is:

$$\text{PSF} = [175 - 100] / [175 - 25] = 0.5$$

- 1) Scale either the Voltage Axis or Current Axis using this factor.
- 2) Reposition the  $BV_{dss}$  vertical line or  $I_{max}$  line to the new axis scale
- 3) Reposition the  $R_{ds}$  Limit line based on the new x-axis scale
  - Move horizontally for Voltage axis
  - Move Vertically for Current axis
- 4) Extend the data lines to the endpoints with the same slope






De-rated to 50% power using **Voltage Scaling** on the x-axis,  
This is a 50% derating for 100C (using 175 C max)

Nexperia

BUK7M6R3-40E

N-channel 40 V, 6.3 mΩ standard level MOSFET in LPAK33




# Derated to 50% power using Current Scaling on the Y-Axis

This is a 50% derating for 100C (using 175 C max)

Nexperia

BUK7M6R3-40E

N-channel 40 V, 6.3 mΩ standard level MOSFET in LPAK33



# **\*New - Combined V & I - SOA De-rating Method**

- Calculate the proportion based on Tjmax and Tmb

$$\text{Power Scale Factor} = [\text{Tjmax} - \text{Tmb}(\text{application})] / [\text{Tjmax} - \text{Tmb}(\text{SOA Curve})]$$

For a 175C device at 100C this is:

$$\text{PSF} = [175 - 100] / [175 - 25] = \mathbf{0.5}$$

Take the Square Root of the PSF.

$$\sqrt{\text{PSF}} = \mathbf{0.707}$$

- 1) Rescale the x and y axis using the square root of the scale factor.
- 2) Reposition the I<sub>max</sub> and B<sub>Vdss</sub> lines based on the new scale
- 3) Extend the R<sub>ds</sub> limit line based on the new scale to intersect I<sub>max</sub>
- 4) Extend the data lines using the existing slopes


**Derated to 50% power using combined Voltage and Current Scaling**  
This is a 50% derating for 100C (using 175 C max)

## Nexperia

**BUK7M6R3-40E**

**N-channel 40 V, 6.3 mΩ standard level MOSFET in LPAK33**

0.6V, 50A replot on new scale to define Rds limit



## New Inflection Point

12V, 30A  $\rightarrow$   $\sim$ 8V,  
21.2A

40V, 1A  $\rightarrow$  28.28V, 0.707A

**Fig. 3. Safe operating area; continuous and peak drain currents as a function of drain-source voltage**



# Derated to 50% power comparison at 1mS – derating for 100C (using 175 C max)


**Voltage** vs. **Current** vs. **V\*I**

Nexperia

BUK7M6R3-40E

N-channel 40 V, 6.3 mΩ standard level MOSFET in LPAK33

Breakpoint at Constant Voltage with  
Current Scaling




Note that there is no difference in any method left of the Spirito effect region where the line follows the constant power formula.

The difference lies in where the Spirito effect break point starts.

(named after Professor Paolo Spirito)



# Comparison to Toshiba method which uses more complex derivations



Derating from Toshiba Ap Note to 40% (i.e. 100C rating for 150C device.)

Although the Ap Note uses a complex mathematical approach, the result is simply the same as using 0.4 **Current derating on the Id y-axis.**

$xV, yA @ 25C \rightarrow xV, 0.4*yA @ 100C$

$5V, 10A \rightarrow 5V, 4A$

$50V, 1A \rightarrow 50V, 0.4A$

$600V, 0.014A \rightarrow 600V, 0.0056A$

Figure is **Copyright** Toshiba 2017 – 2018, (7-26-2018) - Nexperia Modifications and Additions for academic purposes only.



EFFICIENCY WINS.