



The DNA of tech.™



SiC461/2/3/4 & SiC471/2/3/4 Datasheet Update

For further information, please contact your regional Vishay office.

CONTACT INFORMATION

Americas

Vishay Americas
2585 Junction Avenue
-
San Jose United States 95134- 1923
Phone: 480-477-6891
Fax: 480-477-6891
-

Europe

Vishay Europe Sales GmbH
Dr Felix Zandman Platz 1
-
Selb Germany 95101
Phone: 49-9287-710
Fax: 49-9287-70435
-

Asia

Vishay Intertechnology Asia Pte.Ltd
37A Tampines Street 92
#07-01
Singapore Singapore Singapore 528886
Phone: 65-6788-6668
Fax: 65-6788-0988
business-asia@vishay.com

Description of Change: Enable pin internal resistance.

Classification of Change: New characterization data showed that the distribution limits moved, and therefore the change of datasheet limits

Expected Influence on Quality/Reliability/Performance: There will be no effect on performance, quality or reliability.

Part Numbers/Series/Families Affected: Please see materials list on the succeeding page.

Vishay Brand(S): Vishay Siliconix

Time Schedule:

Start Shipment Date: Mon Aug 14, 2023

Sample Availability: Samples are available now

Product Identification: Lot Number and Country of Origin

Qualification Data: Available upon Request

Issued By: Lisette Saba, malinalisette.saba@vishay.com



Product Information Notification



Product Group: SIL/Thu Jun 8, 2023/PIN-SIL-000511-2023-REV-0

The DNA of tech.™

SIC461ED-T1-GE3	SIC462ED-T1-GE3	SIC463ED-T1-GE3	SIC464ED-T1-GE3	SiC471ED-T1-GE3
SiC472ED-T1-GE3	SiC473ED-T1-GE3	SiC474ED-T1-GE3		



PIN-SIL-000511-2023 Data Sheet

Data Sheet comparison

June 2023



Old Version



www.vishay.com

SiC461, SiC462, SiC463, SiC464

Vishay Siliconix

ELECTRICAL SPECIFICATIONS ($V_{IN} = V_{CIN} = 48\text{ V}$, $V_{EN} = 5\text{ V}$, $T_J = -40\text{ }^\circ\text{C}$ to $+125\text{ }^\circ\text{C}$, unless otherwise stated)						
PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Fault Protections						
Valley current limit	I_{OCP}	SiC461 (10 A), $R_{ILIM} = 60\text{ k}\Omega$, $T_J = -10\text{ }^\circ\text{C}$ to $+125\text{ }^\circ\text{C}$	10.4	13	15.6	A
		SiC462 (6 A), $R_{ILIM} = 60\text{ k}\Omega$, $T_J = -10\text{ }^\circ\text{C}$ to $+125\text{ }^\circ\text{C}$	6.4	8	9.6	
		SiC463 (4 A), $R_{ILIM} = 40\text{ k}\Omega$, $T_J = -10\text{ }^\circ\text{C}$ to $+125\text{ }^\circ\text{C}$ (2)	4.8	6	7.2	
		SiC464 (2 A), $R_{ILIM} = 60\text{ k}\Omega$, $T_J = -10\text{ }^\circ\text{C}$ to $+125\text{ }^\circ\text{C}$	3.2	4	4.8	
Output OVP threshold	V_{OVP}	V_{FB} with respect to 0.8 V reference	-	20	-	%
Output UVP threshold	V_{UVP}		-	-80	-	
Over temperature protection	T_{OTP_RISING}	Rising temperature	-	150	-	$^\circ\text{C}$
	T_{OTP_HYST}	Hysteresis	-	35	-	
Power Good						
Power good output threshold	$V_{FB_RISING_VTH_OV}$	V_{FB} rising above 0.8 V reference	-	20	-	%
	$V_{FB_FALLING_VTH_UV}$	V_{FB} falling below 0.8 V reference	-	-10	-	
Power good hysteresis	V_{FB_HYST}		-	50	-	mV
Power good on resistance	R_{ON_PGOOD}		-	7.5	15	Ω
Power good delay time	t_{DLY_PGOOD}		15	25	35	μs
EN / MODE / Ultrasonic Threshold						
EN logic high level	V_{EN_H}		-	1.35	-	V
EN logic low level	V_{EN_L}		-	1.2	-	
EN hysteresis	V_{HYST}		-	0.15	-	
EN pull down resistance	R_{EN}		-	5	-	M Ω
Ultrasonic mode high Level	$V_{ULTRASONIC_H}$		2	-	-	V
Ultrasonic mode low level	$V_{ULTRASONIC_L}$		-	-	0.8	
Mode pull up current	I_{MODE}		3.75	5	6.25	μA
Mode 1	R_{MODE}	Power save mode enabled, V_{DD} , V_{DRV} Pre-reg on	0	2	100	k Ω
Mode 2		Power save mode disabled, V_{DD} , V_{DRV} Pre-reg on	298	301	304	
Mode 3		Power save mode disabled, V_{DRV} Pre-reg off, V_{DD} Pre-reg on, provide external V_{DRV}	494	499	504	
Mode 4		Power save mode enabled, V_{DRV} Pre-reg off, V_{DD} Pre-reg on, provide external V_{DRV}	900	1000	1100	

Notes

- (1) Guaranteed by design
- (2) Guaranteed by design for SiC463 OCP measurements



NEW Version



www.vishay.com

SiC461, SiC462, SiC463, SiC464

Vishay Siliconix

ELECTRICAL SPECIFICATIONS ($V_{IN} = V_{CIN} = 48\text{ V}$, $V_{EN} = 5\text{ V}$, $T_J = -40\text{ }^\circ\text{C}$ to $+125\text{ }^\circ\text{C}$, unless otherwise stated)						
PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Fault Protections						
Valley current limit	I_{OCP}	SiC461 (10 A), $R_{LIM} = 60\text{ k}\Omega$, $T_J = -10\text{ }^\circ\text{C}$ to $+125\text{ }^\circ\text{C}$	10.4	13	15.6	A
		SiC462 (6 A), $R_{LIM} = 60\text{ k}\Omega$, $T_J = -10\text{ }^\circ\text{C}$ to $+125\text{ }^\circ\text{C}$	6.4	8	9.6	
		SiC463 (4 A), $R_{LIM} = 40\text{ k}\Omega$, $T_J = -10\text{ }^\circ\text{C}$ to $+125\text{ }^\circ\text{C}$ (2)	4.8	6	7.2	
		SiC464 (2 A), $R_{LIM} = 60\text{ k}\Omega$, $T_J = -10\text{ }^\circ\text{C}$ to $+125\text{ }^\circ\text{C}$	3.2	4	4.8	
Output OVP threshold	V_{OVP}	V_{FB} with respect to 0.8 V reference	-	20	-	%
Output UVP threshold	V_{UVP}		-	-80	-	
Over temperature protection	T_{OTP_RISING}	Rising temperature	-	150	-	$^\circ\text{C}$
	T_{OTP_HYST}	Hysteresis	-	35	-	
Power Good						
Power good output threshold	$V_{FB_RISING_VTH_OV}$	V_{FB} rising above 0.8 V reference	-	20	-	%
	$V_{FB_FALLING_VTH_UV}$	V_{FB} falling below 0.8 V reference	-	-10	-	
Power good hysteresis	V_{FB_HYST}		-	50	-	mV
Power good on resistance	R_{ON_PGOOD}		-	7.5	15	Ω
Power good delay time	t_{DLY_PGOOD}		15	25	35	μs
EN / MODE / Ultrasonic Threshold						
EN logic high level	V_{EN_H}		-	1.35	-	V
EN logic low level	V_{EN_L}		-	1.2	-	
EN hysteresis	V_{HYST}		-	0.15	-	
EN pull down resistance	R_{EN}		5	7	9	$\text{M}\Omega$
Ultrasonic mode high Level	$V_{ULTRASONIC_H}$		2	-	-	V
Ultrasonic mode low level	$V_{ULTRASONIC_L}$		-	-	0.8	
Mode pull up current	I_{MODE}		3.75	5	6.25	μA
Mode 1	R_{MODE}	Power save mode enabled, V_{DD} , V_{DRV} Pre-reg on	0	2	100	k Ω
Mode 2		Power save mode disabled, V_{DD} , V_{DRV} Pre-reg on	298	301	304	
Mode 3		Power save mode disabled, V_{DRV} Pre-reg off, V_{DD} Pre-reg on, provide external V_{DRV}	494	499	504	
Mode 4		Power save mode enabled, V_{DRV} Pre-reg off, V_{DD} Pre-reg on, provide external V_{DRV}	900	1000	1100	

Notes

- (1) Guaranteed by design
- (2) Guaranteed by design for SiC463 OCP measurements



Old Version



www.vishay.com

SiC471, SiC472, SiC473, SiC474

Vishay Siliconix

ELECTRICAL SPECIFICATIONS ($V_{IN} = V_{CIN} = 48\text{ V}$, $V_{EN} = 5\text{ V}$, $T_J = -40\text{ °C}$ to $+125\text{ °C}$, unless otherwise stated)						
PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Fault Protections						
Valley current limit	I_{OCP}	SiC471 (12 A), $R_{LIM} = 60\text{ k}\Omega$, $T_J = -10\text{ °C}$ to $+125\text{ °C}$	12	15	18	A
		SiC472 (8 A), $R_{LIM} = 60\text{ k}\Omega$, $T_J = -10\text{ °C}$ to $+125\text{ °C}$	8	10	12	
		SiC473 (5 A), $R_{LIM} = 43\text{ k}\Omega$, $T_J = -10\text{ °C}$ to $+125\text{ °C}$ ⁽²⁾	5.6	7	8.4	
		SiC474 (3 A), $R_{LIM} = 60\text{ k}\Omega$, $T_J = -10\text{ °C}$ to $+125\text{ °C}$	4	5	6	
Output OVP threshold	V_{OVP}	V_{FB} with respect to 0.8 V reference	-	20	-	%
Output UVP threshold	V_{LVP}		-	-80	-	
Over temperature protection	T_{OTP_RISING}	Rising temperature	-	150	-	°C
	T_{OTP_HYST}	Hysteresis	-	35	-	
Power Good						
Power good output threshold	$V_{FB_RISING_VTH_OV}$	V_{FB} rising above 0.8 V reference	-	20	-	%
	$V_{FB_FALLING_VTH_UV}$	V_{FB} falling below 0.8 V reference	-	-10	-	
Power good hysteresis	V_{FB_HYST}		-	50	-	mV
Power good on resistance	R_{ON_PGOOD}		-	7.5	15	Ω
Power good delay time	t_{DLY_PGOOD}		15	25	35	μs
EN / MODE / Ultrasonic Threshold						
EN logic high level	V_{EN_H}		-	1.35	-	V
EN logic low level	V_{EN_L}		-	1.2	-	
EN hysteresis	V_{HYST}		-	0.15	-	
EN pull down resistance	R_{EN}		-	5	-	M Ω
Ultrasonic mode high Level	$V_{ULTRASONIC_H}$		2	-	-	V
Ultrasonic mode low level	$V_{ULTRASONIC_L}$		-	-	0.8	
Mode pull up current	I_{MODE}		3.75	5	6.25	μA
Mode 1	R_{MODE}	Power save mode enabled, V_{DD} , V_{DRV} Pre-reg on	0	2	100	k Ω
Mode 2		Power save mode disabled, V_{DD} , V_{DRV} Pre-reg on	298	301	304	
Mode 3		Power save mode disabled, V_{DRV} Pre-reg off, V_{DD} Pre-reg on, provide external V_{DRV}	494	499	504	
Mode 4		Power save mode enabled, V_{DRV} Pre-reg off, V_{DD} Pre-reg on, provide external V_{DRV}	900	1000	1100	

Notes

- ⁽¹⁾ Guaranteed by design
- ⁽²⁾ Guaranteed by design for SiC473 OCP measurements



NEW Version



www.vishay.com

SiC471, SiC472, SiC473, SiC474

Vishay Siliconix

ELECTRICAL SPECIFICATIONS ($V_{IN} = V_{CIN} = 48\text{ V}$, $V_{EN} = 5\text{ V}$, $T_J = -40\text{ }^\circ\text{C}$ to $+125\text{ }^\circ\text{C}$, unless otherwise stated)						
PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Fault Protections						
Valley current limit	I_{OCP}	SiC471 (12 A), $R_{LIM} = 60\text{ k}\Omega$, $T_J = -10\text{ }^\circ\text{C}$ to $+125\text{ }^\circ\text{C}$	12	15	18	A
		SiC472 (8 A), $R_{LIM} = 60\text{ k}\Omega$, $T_J = -10\text{ }^\circ\text{C}$ to $+125\text{ }^\circ\text{C}$	8	10	12	
		SiC473 (5 A), $R_{LIM} = 43\text{ k}\Omega$, $T_J = -10\text{ }^\circ\text{C}$ to $+125\text{ }^\circ\text{C}$ ⁽²⁾	5.6	7	8.4	
		SiC474 (3 A), $R_{LIM} = 60\text{ k}\Omega$, $T_J = -10\text{ }^\circ\text{C}$ to $+125\text{ }^\circ\text{C}$	4	5	6	
Output OVP threshold	V_{OVP}	V_{FB} with respect to 0.8 V reference	-	20	-	%
Output UVP threshold	V_{UVP}		-	-80	-	
Over temperature protection	T_{OTP_RISING}	Rising temperature	-	150	-	$^\circ\text{C}$
	T_{OTP_HYST}	Hysteresis	-	35	-	
Power Good						
Power good output threshold	$V_{FB_RISING_VTH_OV}$	V_{FB} rising above 0.8 V reference	-	20	-	%
	$V_{FB_FALLING_VTH_UV}$	V_{FB} falling below 0.8 V reference	-	-10	-	
Power good hysteresis	V_{FB_HYST}		-	50	-	mV
Power good on resistance	R_{ON_PGOOD}		-	7.5	15	Ω
Power good delay time	t_{DLY_PGOOD}		15	25	35	μs
EN / MODE / Ultrasonic Threshold						
EN logic high level	V_{EN_H}		-	1.35	-	V
EN logic low level	V_{EN_L}		-	1.2	-	
EN hysteresis	V_{HYST}		-	0.15	-	
EN pull down resistance	R_{EN}		5	7	9	$M\Omega$
Ultrasonic mode high Level	$V_{ULTRASONIC_H}$		2	-	-	V
Ultrasonic mode low level	$V_{ULTRASONIC_L}$		-	-	0.8	
Mode pull up current	I_{MODE}		3.75	5	6.25	μA
Mode 1	R_{MODE}	Power save mode enabled, V_{DD} , V_{DRV} Pre-reg on	0	2	100	k Ω
Mode 2		Power save mode disabled, V_{DD} , V_{DRV} Pre-reg on	298	301	304	
Mode 3		Power save mode disabled, V_{DRV} Pre-reg off, V_{DD} Pre-reg on, provide external V_{DRV}	494	499	504	
Mode 4		Power save mode enabled, V_{DRV} Pre-reg off, V_{DD} Pre-reg on, provide external V_{DRV}	900	1000	1100	

Notes

- (1) Guaranteed by design
- (2) Guaranteed by design for SiC473 OCP measurements