

# **Product Change Notification / SYST-27NIQZ417**

D	a	t	ρ	•
┙	ш		_	

12-May-2023

# **Product Category:**

8-bit Microcontrollers

# **PCN Type:**

**Document Change** 

# **Notification Subject:**

ERRATA - ATmega329P/ATmega3290P SEDSC

# **Affected CPNs:**

SYST-27NIQZ417\_Affected\_CPN\_05122023.pdf SYST-27NIQZ417\_Affected\_CPN\_05122023.csv

# **Notification Text:**

SYST-27NIQZ417

Microchip has released a new Errata for the ATmega329P/ATmega3290P SEDSC of devices. If you are using one of these devices please read the document located at ATmega329P/ATmega3290P SEDSC

**Notification Status: Final** 

**Description of Change:** Initial document release.

Impacts to Data Sheet: None

Change Implementation Status: Complete

Date Document Changes Effective: 12 May 2023

**NOTE:** Please be advised that this is a change to the document only the product has not been changed.

Markings to Distinguish Revised from Unrevised Devices: N/A

Attachments:
ATmega329P/ATmega3290P SEDSC
Please contact your local Microchip sales office with questions or concerns regarding this notification.
Terms and Conditions:
If you wish to <u>receive Microchip PCNs via email</u> please register for our PCN email service at our <u>PCN</u> home page select register then fill in the required fields. You will find instructions about registering for Microchips PCN email service in the <u>PCN FAQ</u> section.
If you wish to <u>change your PCN profile, including opt out,</u> please go to the <u>PCN home page</u> select login and sign into your myMicrochip account. Select a profile option from the left navigation bar and make the applicable selections.

# **Silicon Errata and Data Sheet Clarifications**

ATmega329P/ATmega3290P



# Introduction

The ATmega329P/3290P devices you have received conform functionally to the current device data sheet (ww1.microchip.com/downloads/en/DeviceDoc/Atmel-8021-AVR-ATmega329P-3290P\_Datasheet.pdf), except for the anomalies described in this document. The errata described in this document will likely be addressed in future revisions of the ATmega329P/3290P devices.

### Note:

• This document summarizes all the silicon errata issues from all revisions of silicon, previous and current

# 1. Silicon Issue Summary

- Erratum is not applicable.
- X Erratum is applicable.

	Short Description		Valid for Silicon Revision			
Peripheral			ATmega329P/32			
			Rev. B	Rev. C		
Device	2.2.1. Using BOD Disable Will Make the Device Reset	X	-	-		
Timer	2.3.1. Interrupts May Be Lost When Writing the Timer Registers in the Asynchronous Timer	X	Χ	Χ		

### Note:

1. This revision is the initial release of the silicon.



## 2. Silicon Errata Issues

## 2.1 Errata Details

- Erratum is not applicable.
- X Erratum is applicable.

### 2.2 Device

### 2.2.1 Using BOD Disable Will Make the Device Reset

If the device enters sleep with the BOD turned off with the BOD disable option enabled, a BOD reset will be generated at wakeup, and the device will reset.

### **Work Around**

Do not use BOD disable.

### **Affected Silicon Revisions**

ATmega329P/3290P					
Rev. A	Rev. B	Rev. C			
X	-	-			

### 2.3 Timer

### 2.3.1 Interrupts May Be Lost When Writing the Timer Registers in the Asynchronous Timer

The interrupt will be lost if writing a timer register that is a synchronous timer clock when the asynchronous Timer/Counter register (TCNTx) is  $0 \times 00$ .

#### **Work Around**

Always check that the asynchronous Timer/Counter register neither has the value  $0 \times FF$  nor  $0 \times 00$  before writing to the asynchronous Timer Control Register (TCCRx), asynchronous Timer Counter Register (TCNTx), or asynchronous Output Compare Register (OCRx).

#### Affected Silicon Revisions

ATmega329P/3290P					
Rev. A	Rev. B	Rev. C			
X	X	X			



## 3. Data Sheet Clarifications

The following typographic corrections and clarifications are to be noted for the latest version of the device data sheet (DS4000XXXX).

**Note:** Corrections are shown in **bold**. Where possible, the original bold text formatting has been removed for clarity.

## 3.1 Errata Section in Data Sheet is no Longer Valid

A clarification for the Errata section in the device data sheet has been made.

**The errata content has been moved to a separate document,** *ATmega329P/3290P* (this document).

See the Silicon Errata Issues section of this document for the latest errata.

# 3.2 Power Management and Sleep Modes

### 3.2.1 Power Management and Sleep Modes

A clarification has been made to the *Active clock domains and wake-up sources in the different sleep modes* table to make the headings visible.

Table 10-1. Active Clock Domains and Wake-Up Sources in the Different Sleep Modes

		Active	Clock D	omains	5	Oscil	lators			Wak	e-up So	urces			
Sleep Mode	clk <sub>CPU</sub>	сlk <sub>FLASH</sub>	clk <sub>lO</sub>	CIKADC	clk <sub>ASY</sub>	Main Clock Source Enabled	Timer Osc Enabled	INT0 and Pin Change	USI Start Condition	LCD Controller	Timer2	SPM/ EEPROM Ready	ADC	Other I/O	Software BOD Disable
Idle			Χ	Χ	Χ	Χ	χ( <del>2</del> )	Χ	Χ	Χ	Χ	Χ	Χ	Χ	
ADC NRM				Х	Χ	Х	X <sup>(2)</sup>	X(3)	Χ	X <sup>(2)</sup>	X <sup>(2)</sup>	Х	Х		
Power-down								X(3)	Х						Х
Power-save					Χ		Χ	X(3)	Χ	Χ	Χ				Χ
Standby <sup>(1)</sup>						Х		X(3)	Х						Х

### Notes:

- 1. Only recommended with external XTAL or resonator selected as clock source.
- 2. If either the LCD controller or Timer/Counter2 is running in asynchronous mode.
- 3. For INT0, only level interrupt.

## 3.3 Interrupts

### 3.3.1 Interrupt Vectors in ATmega329P/3290P

A clarification for the source names of the Interrupt vectors has been made to comply with the header file naming convention.



Table 3-1. Reset and Interrupt Vectors in ATmega329P

Vector No	Program Address(2)	Source	Interrupts definition
1	0x0000 <sup>(1)</sup>	RESET	External pin, Power-on Reset, Brown-out Reset, Watchdog System Reset and JTAG AVR Reset
2	0x0002	INT0	External Interrupt Request 0
3	0x0004	PCINT0	Pin Change Interrupt Request 0
4	0x0006	PCINT1	Pin Change Interrupt Request 1
5	0x0008	TIMER2_COMP	Timer/Counter2 Compare Match
6	0x000A	TIMER2_OVF	Timer/Counter2 Overflow
7	0x000C	TIMER1_CAPT	Timer/Counter1 Capture Event
8	0x000E	TIMER1_COMPA	Timer/Counter1 Compare Match A
9	0x0010	TIMER1_COMPB	Timer/Coutner1 Compare Match B
10	0x0012	TIMER1_OVF	Timer/Counter1 Overflow
11	0x0014	TIMERO_COMP	Timer/Counter0 Compare Match
12	0x0016	TIMERO_OVF	Timer/Counter0 Overflow
13	0x0018	SPI_STC	SPI Serial Transfer Complete
14	0x001A	USARTO_RX	USART Receive complete
15	0x001C	USARTO_UDRE	USART Data Register Empty
16	0x001E	USARTO_TX	USART Transmit complete
17	0x0020	USI_START	USI Start Condition
18	0x0022	USI_OVERFLOW	USI Overflow
19	0x0024	ANALOG_COMP	Analog Comparator
20	0x0026	ADC	ADC Conversion complete
21	0x0028	EE_READY	EEPROM Ready
22	0x002A	SPM_READY	Store Program Memory Ready
23	0x002C	LCD	LCD Start of Frame

#### Notes:

- 1. When the BOOTRST fuse is programmed, the device will jump to the boot loader address at Reset. See "Boot Loader Support Read-While-Write Self- Programming".
- 2. When setting the IVSEL bit in MCUCR, Interrupt Vectors will be moved to the start of the boot Flash section. The address of each Interrupt Vector will then be the address in this table added to the start address of the boot Flash section.

The table below shows the Reset and Interrupt Vectors placement for the various combinations of the BOOTRST and IVSEL settings. If the program never enables an interrupt source, the Interrupt Vectors are unused, and regular program codes can be placed at these locations. This is also the case if the Reset Vector is in the Application section while the Interrupt Vectors are in the Boot section or vice versa.

Table 3-2. Reset and Interrupt Vectors Placement

BOOTRST(1)	IVSEL	Reset Address	Interrupt Vectors Start Address
1	0	0x000	0x002
1	1	0x000	Boot Reset Address + 0x0002
0	0	Boot Reset Address	0x002
0	1	Boot Reset Address	Boot Reset Address + 0x0002

**Note:** 1. For the BOOTRST Fuse, "1" means unprogrammed, while "0" means programmed.



### The most typical and general program setup for the Reset and Interrupt Vector Addresses is:

```
Labels
                                   Code
                                                 Comments
0x0000
                                                     RESET
                                                                                      ; Reset Handler
                                                                                      ; IRQO Handler
0x0002
                                                     INTO
                                      qm r
                                                                                        ; PCINTO Handler
0x0004
                                                    PCINTO ; PCINTO Handler
PCINT1 ; PCINT1 Handler
TIMER2 COMP ; Timer2 CompareA Handler
TIMER2 OVF ; Timer2 Overflow Handler
TIMER1 CAPT ; Timer1 Capture Handler
TIMER1 COMPA ; Timer1 CompareA Handler
TIMER1 COMPB ; Timer1 CompareB Handler
TIMER0 OVF ; Timer1 Overflow Handler
TIMER0 OVF ; Timer0 Compare Handler
TIMER0 OVF ; Timer0 Compare Handler
SPI STC ; SPI Transfer Complete Handler
USARTO RX ; USART RX Complete Handler
USI START ; USI Start Condition Handler
USI OVERFLOW ; VISI Overflow Handler
ANALOG COMP ; Analog Comparator Handler
ADC ; ADC Conversion Complete Handler
                                                     PCINTO
                                      imp
0x0006
                                     jmp
0x0008
                                     jmp
0x000A
                                     jmp
0x000C
                                     jmp
0x000E
                                     jmp
                                     jmp
0x0012
                                     dmi
0x0014
                                     jmp
0x0016
                                     qmj
0 \times 0.018
                                     jmp
0x001A
                                     jmp
0x001C
                                     jmp
0x0020
                                     jmp
                                     jmp
0x0024
                                     jmp
                                                                                      ; ADC Conversion Complete Handler
                                     jmp
                                                     ADC
                                                     EE_READY
0x0028
                                                                                        ; EEPROM Ready Handler
                                     jmp
                                                                                       ; SPM Ready Handler
                                                     SPM READY
0x002A
                                     qm į
                                                                                        ; LCD Start of Frame Handler
                                     jmp
                                                     LCD_
                               ldi
0x0034
                 RESET:
                                                     r16, high (RAMEND) ; Main program start
0x0035
                                     out
                                                     SPH,r16
                                                                                         ; Set Stack Pointer to top of RAM
                                                     r16,low(RAMEND)
0x0036
                                     ldi
                                     out
                                                     SPL,r16
0x0038
                                                                                         ; Enable interrupts
                                     sei
0x0039
                                     <instr> xxx
```

When the BOOTRST Fuse is unprogrammed, the Boot section size is set to 2 KB, and the MCUCR.IVSEL is set before any interrupts are enabled, the most typical and general program setup for the Reset and Interrupt Vector Addresses is:

```
Labels
                      Code
                                                    Comments
0x0000
        RESET:
                      ldi
                               r16, high (RAMEND)
                                                    ; Main program start
0x0001
                                                    ; Set Stack Pointer to top of RAM
                               SPH,r16
                      out
                               r16, low(RAMEND)
                      ldi
0 \times 00003
                      out
                               SPL, r16
0x0004
                                                    ; Enable interrupts
0x0005
                     <instr> xxx
.org 0x1C02
                                                    ; IRQ0 Handler
0x1C02
                               EXT INTO
0x1C04
                               EXT_INT1
                      jmp
                                                    ; IRQ1 Handler
0x1C32
                               SPM RDY
                     jmp
                                                    ; SPM Ready Handler
```

When the BOOTRST Fuse is programmed and the Boot section size is set to 2 KB, the most typical and general program setup for the Reset and Interrupt Vector Addresses is:

```
Address Labels
                                                    Comments
.org 0x0002
                               EXT INTO
0x0002
                                                    ; IRQO Handler
                      amir
                               EXT INT1
0x0004
                                                    ; IRQ1 Handler
                      jmp
0x0032
                               SPM RDY
                                                   ; SPM Ready Handler
                     jmp
.org 0x1C0C
0x1C00 RESET:
                    ldi
                              r16, high (RAMEND)
                                                   ; Main program start
0x1C01
                    out
                              SPH,r16
                                                   ; Set Stack Pointer to top of RAM
0x1C02
                              r16, low(RAMEND)
                     ldi
0x1C03
                    out
                              SPL,r16
0x1C04
                    sei
                                                   ; Enable interrupts
0×1C05
                    <instr> xxx
```



When the BOOTRST Fuse is programmed, the Boot section size is set to 2 KB and the MCUCR.IVSEL is set before any interrupts are enabled, the most typical and general program setup for the Reset and Interrupt Vector Addresses is:

```
Labels
Address
                                                   Comments
.org 0x1C0C
0x1C00
0x1C02
                                                   ; Reset handler
                     jmp
                              RESET
                              EXT INTO
                                                   ; IRQ0 Handler
                     jmp
0x1C04
                     jmp
                              EXT_INT1
                                                   ; IRQ1 Handler
0x1C32
                              SPM RDY
                     jmp
                                                   ; SPM Ready Handler
0x1C34
         RESET:
                     ldi
                              r16, high (RAMEND)
                                                   ; Main program start
0x1C35
                     out
                              SPH,r16
                                                   ; Set Stack Pointer to top of RAM
                              r16, low(RAMEND)
0x1C36
                     ldi
0x1C37
                     out
                              SPL, r16
0x1C38
                     sei
                                                   ; Enable interrupts
0x1C39
                    <instr> xxx
```

Table 3-3. Reset and Interrupt Vectors in ATmega3290P

Vector N	lo Program Address(2)	Source	Interrupts definition
1	0x0000 <sup>(1)</sup>	RESET	External pin, Power-on Reset, Brown-out Reset, Watchdog Reset and JTAG AVR Reset.
2	0x0002	INT0	External Interrupt Request 0
3	0x0004	PCINT0	Pin Change Interrupt Request 0
4	0x0006	PCINT1	Pin Change Interrupt Request 1
5	0x0008	TIMER2_COMP	Timer/Counter2 Compare Match
6	0x000A	TIMER2_OVF	Timer/Counter2 Overflow
7	0x000C	TIMER1_CAPT	Timer/Counter1 Capture Event
8	0x000E	TIMER1_COMPA	Timer/Counter1 Compare Match A
9	0x0010	TIMER1_COMPB	Timer/Counter1 Compare Match B
10	0x0012	TIMER1_OVF	Timer/Counter1 Overflow
11	0x0014	TIMERO_COMP	Timer/Counter0 Compare Match
12	0x0016	TIMER0_OVF	Timer/Counter0 Overflow
13	0x0018	SPI_STC	SPI Serial Transfer Complete
14	0x001A	USARTO_RX	USARTO Receive complete
15	0x001C	USARTO_UDRE	USART Data Register Empty
16	0x001E	USARTO_TX	USART Transmit complete
17	0x0020	USI_START	USI Start condition
18	0x0022	USI_OVERFLOW	USI Overflow
19	0x0024	ANALOG_COMP	Analog Comparator
20	0x0026	ADC	ADC Conversion complete
21	0x0028	EE_READY	EEPROM Ready
22	0x002A	SPM_READY	Store Program Memory Ready
23	0x002C	LCD	LCD Start of Frame
24	0x002E	PCINT2	Pin Change Interrupt Request 2
25	0x0030	PCINT3	Pin Change Interrupt Request 3

### Notes:

- 1. When the BOOTRST fuse is programmed, the device will jump to the boot loader address at Reset. See "Boot Loader Support Read-While-Write Self- Programming".
- 2. When setting the IVSEL bit in MCUCR, Interrupt Vectors will be moved to the start of the boot Flash section. The address of each Interrupt Vector will then be the address in this table added to the start address of the boot Flash section.



# The most typical and general program setup for the Reset and Interrupt Vector Addresses is:

	- 1	,	'	·
Address 0x0000 0x0002 0x0004 0x0008 0x000A 0x000C 0x000E 0x0010 0x0012 0x0014 0x0016 0x0018 0x001A 0x001C 0x0020 0x0022 0x0024 0x0024 0x0028 0x0028 0x0022 0x0022 0x0022	Labels	Code jmp	RESET INTO PCINTO PCINTO PCINT1 TIMER2_COMP TIMER2_OVF TIMER1_CAPT TIMER1_COMPA TIMER1_COMPB TIMER1_OVF TIMER0_COMP TIMER0_COMP TIMER0_OVF SPI_STC USARTO_RX USARTO_RX USARTO_UDRE USI_START USI_OVERFLOW ANALOG_COMP ADC EE READY SPM_READY LCD PCINT2 PCINT3	Comments ; Reset Handler ; IRQO Handler ; PCINTO Handler ; PCINT1 Handler ; Timer2 CompareA Handler ; Timer2 Overflow Handler ; Timer1 Capture Handler ; Timer1 CompareA Handler ; Timer1 CompareB Handler ; Timer1 CowpareB Handler ; Timer0 Overflow Handler ; Timer0 Timer0 Compare Handler ; Timer0 Compare Handler ; Timer0 Overflow Handler ; USART RX Complete Handler ; USART UDR Empty Handler ; USI Start Condition Handler ; USI Overflow Handler ; USI Overflow Handler ; Analog Comparator Handler ; Analog Comparator Handler ; EEPROM Ready Handler ; SPM Ready Handler ; LCD Start of Frame Handler ; PCINT2 Handler Handler ; PCINT3 Handler Handler
0x0034 0x0035 0x0036 0x0037 0x0038 0x0039	RESET:	ldi out ldi out sei <instr></instr>	r16, high (RAMEND) SPH, r16 r16, low (RAMEND) SPL, r16	<pre>; Main program start ; Set Stack Pointer to top of RAM ; Enable interrupts</pre>

# 3.4 Electrical Characteristics – TA = -40°C to 85°C

# 3.4.1 Analog Input Offset Voltage (T<sub>A</sub> = -40°C to 85°C)

A clarification has been made for the "Analog Comparator Input Offset Voltage".

Table 3-4.  $T_A = -40$ °C to 85°C,  $V_{CC} = 1.8V$  to 5.5V (unless otherwise noted)

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
V <sub>IL</sub>	Input low voltage, except XTAL1 pin	V <sub>CC</sub> = 1.8-2.4V V <sub>CC</sub> = 2.4-5.5V	-0.5 -0.5		0.2V <sub>CC</sub> <sup>(1)</sup> 0.3V <sub>CC</sub> <sup>(1)</sup>	
V <sub>IL1</sub>	Input low voltage, XTAL1 pin	V <sub>CC</sub> = 1.8-5.5V	-0.5		0.1V <sub>CC</sub> <sup>(1)</sup>	
V <sub>IH</sub>	Input high voltage, except XTAL1 and RESET pins	V <sub>CC</sub> = 1.8-2.4V V <sub>CC</sub> = 2.4-5.5V	0.7V <sub>CC</sub> <sup>(2)</sup> 0.6V <sub>CC</sub> <sup>(2)</sup>		$V_{CC} + 0.5$ $V_{CC} + 0.5$	
V <sub>IH1</sub>	Input high voltage, XTAL1 pin	V <sub>CC</sub> = 1.8-2.4V V <sub>CC</sub> = 2.4-5.5V	0.8V <sub>CC</sub> <sup>(2)</sup> 0.7V <sub>CC</sub> <sup>(2)</sup>		$V_{CC} + 0.5$ $V_{CC} + 0.5$	
V <sub>IH2</sub>	Input high voltage, RESET pin	V <sub>CC</sub> = 1.8-5.5V	0.85V <sub>CC</sub> <sup>(2)</sup>		V <sub>CC</sub> + 0.5	.,
V <sub>OL</sub>	Output low voltage <sup>(3)</sup> , Port A, C, D, E, F, G, H, J	$I_{OL}$ = 10 mA, $V_{CC}$ = 5V $I_{OL}$ = 5 mA, $V_{CC}$ = 3V			0.9 0.6	V
V <sub>OL1</sub>	Output low voltage <sup>(3)</sup> , Port B	I <sub>OL</sub> = 20 mA, V <sub>CC</sub> = 5V I <sub>OL</sub> = 10 mA, V <sub>CC</sub> = 3V			0.9 0.6	
V <sub>OH</sub>	Output high voltage <sup>(4)</sup> , Port A, C, D, E, F, G, H, J	$I_{OH}$ = -10 mA, $V_{CC}$ = 5V $I_{OH}$ = -5 mA, $V_{CC}$ = 3V	4.2 2.3			
V <sub>OH1</sub>	Output high voltage <sup>(4)</sup> , Port B	I <sub>OH</sub> = -20 mA, V <sub>CC</sub> = 5V I <sub>OH</sub> = -10 mA, V <sub>CC</sub> = 3V	4.2 2.3			
IIL	Input leakage current I/O Pin	V <sub>CC</sub> = 5.5V, pin low (absolute value)			1	
I <sub>IH</sub>	Input leakage current I/O Pin	$V_{CC}$ = 5.5V, pin high (absolute value)			1	μA



•••••	continued	_				
Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
R <sub>RST</sub>	Reset pull-up resistor		20		100	kΩ
$R_{PU}$	I/O Pin pull-up resistor		20		100	kΩ
V <sub>ACIO</sub>	Analog comparator input offset voltage	$V_{CC} = 5V$ $V_{in} = V_{CC}/2$		< 10	40	mV
V <sub>ACIO</sub>	Analog comparator input offset voltage	V <sub>CC</sub> < 3.6V V <sub>in</sub> < 0.5V		<15	60 <sup>(5)</sup>	mV
V <sub>ACIO</sub>	Analog comparator input offset voltage	V <sub>CC</sub> > 3.6V V <sub>in</sub> < 0.5V		<15	500 <sup>(5)</sup>	mV
I <sub>ACLK</sub>	Analog comparator	$V_{CC} = 5V$ $V_{in} = V_{CC}/2$	-50		50	nA
t <sub>ACID</sub>	Analog comparator propagation delay	V <sub>CC</sub> = 2.7V V <sub>CC</sub> = 4.0V		750 500		ns

#### Notes:

- 1. "Max" means the highest value where the pin is ensured to be read as low.
- 2. "Min" means the lowest value where the pin is ensured to be read as high.
- 3. Although each I/O port can sink more than the test conditions (20 mA at  $V_{CC}$  = 5V, 10 mA at  $V_{CC}$  = 3V for Port B and 10 mA at  $V_{CC}$  = 5V, 5 mA at  $V_{CC}$  = 3V for all other ports) under steady-state conditions (non-transient), observe the following:
  - TQFP and QFN/MLF Package:
    - i. The sum of all  $I_{OI}$  may not exceed 400 mA for all ports.
    - ii. The sum of all  $I_{OL}$  may not exceed 100 mA for ports A0 A7, C4 C7, and G2.
    - iii. The sum of all  $I_{OL}$  may not exceed 100 mA for ports B0 B7, E0 E7, and G3 G5.
    - iv. The sum of all  $I_{Ol}$  may not exceed 100 mA for ports D0 D7, C0 C3, and G0 G1.
    - v. The sum of all  $I_{OI}$  may not exceed 100 mA for ports F0 F7.

If  $I_{OL}$  exceeds the test condition,  $V_{OL}$  may exceed the related specification. Pins are not ensured to sink current higher than the listed test condition.

- 4. Although each I/O port can source more than the test conditions (20 mA at  $V_{CC}$  = 5V, 10 mA at  $V_{CC}$  = 3V for Port B and 10 mA at  $V_{CC}$  = 5V, 5 mA at  $V_{CC}$  = 3V for all other ports) under steady-state conditions (non-transient), observe the following:
  - TQFP and QFN/MLF Package:
    - i. The sum of all  $I_{OH}$  may not exceed 400 mA for all ports.
    - ii. The sum of all  $I_{OH}$  may not exceed 100 mA for ports A0 A7, C4 C7, and G2.
    - iii. The sum of all  $I_{OH}$  may not exceed 100 mA for ports B0 B7, E0 E7, and G3 G5.
    - iv. The sum of all  $I_{OH}$  may not exceed 100 mA for ports D0 D7, C0 C3, and G0 G1.
    - v. The sum of all  $I_{OH}$  may not exceed 100 mA for ports F0 F7.

If  $I_{OH}$  exceeds the test condition,  $V_{OH}$  may exceed the related specification. Pins are not ensured to source current higher than the listed test condition.

5. These values are based on characterization. The maximum limit in production can, therefore, not be assured.



### 3.4.2 Power-Down Specification Limit ( $T_A = -40^{\circ}C$ to 85°C)

A clarification for the power-down specification limit has been made. This clarification has corrections that are impractical to mark in bold. The following tables in this section contain the most current information and notes.

**Table 3-5.** ATmega329P DC Characteristics.  $T_A = -40^{\circ}\text{C}$  to 85°C,  $V_{CC} = 1.8\text{V}$  to 5.5V (unless otherwise noted)

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
		Active 1 MHz, V <sub>CC</sub> = 2V		0.5	0.75	
		Active 4 MHz, $V_{CC} = 3V$		2.6	3.5	
	Dower supply surrent(1)	Active 8 MHz, V <sub>CC</sub> = 5V		9.0	12.0	m 1
	Power supply current <sup>(1)</sup>	Idle 1 MHz, V <sub>CC</sub> = 2V		0.14	0.25	mA
į		Idle 4 MHz, V <sub>CC</sub> = 3V		0.75	1.5	
Icc		Idle 8 MHz, V <sub>CC</sub> = 5V		2.9	5.0	
	Power-save mode <sup>(2)</sup>	32.768 kHz TOSC enabled, $V_{CC}$ = 1.8V		0.75		
	Power-save mode(=)	32.768 kHz TOSC enabled, $V_{CC}$ = 3V		1.0		
	Power-down mode <sup>(2)</sup>	WDT enabled, $V_{CC} = 3V$		6.7	15.0	μΑ
		WDT disabled, $V_{CC} = 3V$		0.2	2.0	

#### Notes:

- 1. All bits are set in the 'Power Reduction Register' on page 43.
- 2. Maximum and Typical values for 25°C. Maximum values are test limits in production.

Table 3-6. ATmega3290P DC Characteristics.  $T_A = -40^{\circ}\text{C}$  to 85°C,  $V_{CC} = 1.8\text{V}$  to 5.5V (unless otherwise noted)

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
		Active 1 MHz, V <sub>CC</sub> = 2V		0.5	0.75	
		Active 4 MHz, $V_{CC} = 3V$		2.6	3.5	
	Power supply current <sup>(1)</sup>	Active 8 MHz, $V_{CC} = 5V$		9.0	12.0	mΛ
	rower supply currents	Idle 1 MHz, V <sub>CC</sub> = 2V		0.14	0.25	IIIA
Ī		Idle 4 MHz, V <sub>CC</sub> = 3V		0.75	1.5	
Icc		Idle 8 MHz, V <sub>CC</sub> = 5V		2.9	5.0	
	Power-save mode <sup>(2)</sup>	32.768 kHz TOSC enabled, $V_{CC}$ = 1.8V		0.75		mA μA
	Power-Save mode(=)	32.768 kHz TOSC enabled, $V_{CC} = 3V$		1.0		
	Power-down mode <sup>(2)</sup>	WDT enabled, $V_{CC} = 3V$		6.7	15.0	
		WDT disabled, $V_{CC} = 3V$		0.2	2.0	

#### Notes:

- 1. All bits are set in the 'Power Reduction Register' on page 43.
- 2. Maximum and Typical values for 25°C. Maximum values are test limits in production.



# 3.5 Electrical Characteristics – TA = -40°C to 105°C

# 3.5.1 Analog Input Offset Voltage (T<sub>A</sub> = -40°C to 105°C)

A clarification has been made for the "Analog Comparator Input Offset Voltage" in the following table.

Table 3-7.  $T_A = -40$ °C to 105°C, VCC = 1.8V to 5.5V (unless otherwise noted)

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
V <sub>IL</sub>	Input low voltage except XTAL1 and RESET pins	V <sub>CC</sub> = 1.8-2.4V	-0.5		0.2V <sub>CC</sub> <sup>(1)</sup>	
		V <sub>CC</sub> = 2.4-5.5V	-0.5		0.3V <sub>CC</sub> <sup>(1)</sup>	
V <sub>IL1</sub>	Input low voltage XTAL1 pins	V <sub>CC</sub> = 1.8-5.5V	-0.5		0.1V <sub>CC</sub> <sup>(1)</sup>	
V <sub>IL2</sub>	Input low voltage, RESET pins	V <sub>CC</sub> = 1.8-5.5V	-0.5		0.1V <sub>CC</sub> <sup>(1)</sup>	
V <sub>IH</sub>	Input high voltage except XTAL1 and RESET	V <sub>CC</sub> = 1.8-2.4V	0.7V <sub>CC</sub> <sup>(2)</sup>		V <sub>CC</sub> + 0.5	
	pins	V <sub>CC</sub> = 2.4-5.5V	0.6V <sub>CC</sub> <sup>(2)</sup>		V <sub>CC</sub> + 0.5	
V <sub>IH1</sub>	Input high voltage, XTAL1 pin	V <sub>CC</sub> = 1.8-2.4V	0.8V <sub>CC</sub> <sup>(2)</sup>		V <sub>CC</sub> + 0.5	
		V <sub>CC</sub> = 2.4-5.5V	0.7V <sub>CC</sub> <sup>(2)</sup>		V <sub>CC</sub> + 0.5	
V <sub>IH2</sub>	Input high voltage, RESET pins	V <sub>CC</sub> = 1.8-5.5V	0.9V <sub>CC</sub> <sup>(2)</sup>		V <sub>CC</sub> + 0.5	٧
V <sub>OL</sub>	Output low voltage <sup>(3)</sup> , Port A, C, D, E, F, G	I <sub>OL</sub> = 10 mA, V <sub>CC</sub> = 5V			0.7/1.0 <sup>(5)</sup>	
		$I_{OL}$ = 5 mA, $V_{CC}$ = 3V			0.5/0.7 <sup>(5)</sup>	
V <sub>OL1</sub>	Output low voltage <sup>(3)</sup> , Port B	I <sub>OL</sub> = 20 mA, V <sub>CC</sub> = 5V			0.7/1.0 <sup>(5)</sup>	
		I <sub>OL</sub> = 10 mA, V <sub>CC</sub> = 3V			0.5/0.7 <sup>(5)</sup>	
V <sub>OH</sub>	Output high voltage <sup>(4)</sup> , Port A, C, D, E, F, G	I <sub>OH</sub> = -10 mA, V <sub>CC</sub> = 5V	4.2			
		$I_{OH}$ = -5 mA, $V_{CC}$ = 3V	2.3			
V <sub>OH1</sub>	Output high voltage <sup>(4)</sup> , Port B	I <sub>OH</sub> = -20 mA, V <sub>CC</sub> = 5V	4.2			
		I <sub>OH</sub> = -10 mA, V <sub>CC</sub> = 3V	2.3			
I <sub>IL</sub>	Input leakage current I/O Pin	V <sub>CC</sub> = 5.5V, pin low (absolute value)			1	
I <sub>IH</sub>	Input leakage current I/O Pin	V <sub>CC</sub> = 5.5V, pin high (absolute value)			1	μA
R <sub>RST</sub>	Reset pull-up resistor		20		60	kΩ
$R_{PU}$	I/O Pin pull-up resistor		20		50	K77
V <sub>ACIO</sub>	Analog comparator input offset voltage	V <sub>CC</sub> =5V		< 10	40	mV
		$V_{in} = V_{CC}/2$				
$V_{ACIO}$	Analog comparator input offset voltage	V <sub>CC</sub> < 3.6V		<15	60 <sup>(6)</sup>	m۷
		V <sub>in</sub> < 0.5V				
V <sub>ACIO</sub>	Analog comparator input offset voltage	V <sub>CC</sub> > 3.6V		<15	500 <sup>(6)</sup>	m۷
		V <sub>in</sub> < 0.5V				
I <sub>ACLK</sub>	Analog comparator	V <sub>CC</sub> = 5V	-50		50	nA
		$V_{in} = V_{CC}/2$				
t <sub>ACID</sub>	Analog comparator propagation delay	V <sub>CC</sub> = 2.7V		750		ns
		V <sub>CC</sub> = 4.0V		500		



#### Notes:

- 1. "Max" means the highest value where the pin is ensured to be read as low.
- 2. "Min" means the lowest value where the pin is ensured to be read as high.
- 3. Although each I/O port can sink more than the test conditions (20 mA at  $V_{CC}$  = 5V, 10 mA at  $V_{CC}$  = 3V for Port B and 10 mA at  $V_{CC}$  = 5V, 5 mA at  $V_{CC}$  = 3V for all other ports) under steady-state conditions (non-transient), the following must be observed.
  - TQFP and QFN/MLF Package:
    - i. The sum of all  $I_{OL}$  may not exceed 400 mA for all ports.
    - ii. The sum of all I<sub>OI</sub> may not exceed 100 mA for ports A0 A7, C4 C7, and G2.
    - iii. The sum of all  $I_{OL}$  may not exceed 100 mA for ports B0 B7, E0 E7, and G3 G5.
    - iv. The sum of all  $I_{OL}$  may not exceed 100 mA for ports D0 D7, C0 C3, and G0 G1.
    - v. The sum of all  $I_{OL}$  may not exceed 100 mA for ports F0 F7.

If  $I_{OL}$  exceeds the test condition,  $V_{OL}$  may exceed the related specification. Pins are not ensured to sink current higher than the listed test condition.

- 4. Although each I/O port can source more than the test conditions (20 mA at  $V_{CC}$  = 5V, 10 mA at  $V_{CC}$  = 3V for Port B and 10 mA at  $V_{CC}$  = 5V, 5 mA at  $V_{CC}$  = 3V for all other ports) under steady-state conditions (non-transient), observe the following:
  - TQFP and QFN/MLF Package:
    - i. The sum of all  $I_{OH}$  may not exceed 400 mA for all ports.
    - ii. The sum of all  $I_{OH}$  may not exceed 100 mA for ports A0 A7, C4 C7, and G2.
    - iii. The sum of all I<sub>OH</sub> may not exceed 100 mA for ports B0 B7, E0 E7, and G3 G5.
    - iv. The sum of all  $I_{OH}$  may not exceed 100 mA for ports D0 D7, C0 C3, and G0 G1.
    - v. The sum of all  $I_{OH}$  may not exceed 100 mA for ports F0 F7.

If  $I_{OH}$  exceeds the test condition,  $V_{OH}$  may exceed the related specification. Pins are not ensured to source current higher than the listed test condition.

- 5. Largest value for ATmega329P and ATmega3290P.
- 6. These values are based on characterization. The maximum limit in production can, therefore, not be assured.



### 3.5.2 Power-Down Specification Limit (T<sub>A</sub> = -40°C to 105°C)

A clarification for the power-down specification limit has been made. This clarification has corrections that are impractical to mark in bold. The following tables in this section contain the most current information and notes.

Table 3-8. Current Consumption ATmega329P  $T_A = -40^{\circ}\text{C}$  to 105°C,  $V_{CC} = 1.8\text{V}$  to 5.5V (unless otherwise noted)

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
		Active 1 MHz, V <sub>CC</sub> = 2V		0.4	0.85	85 .8 .8 .3 .558
		Active 4 MHz, $V_{CC} = 3V$		2.3	3.8	
	Power supply current <sup>(1)</sup>	Active 8 MHz, V <sub>CC</sub> = 5V		9.0	14.0	
	Power supply currents	Idle 1 MHz, V <sub>CC</sub> = 2V		0.1	0.3	ША
		Idle 4 MHz, V <sub>CC</sub> = 3V		0.8	1.65	
		Idle 8 Hz, $V_{CC} = 5V$		3.1	5.5	
I <sub>CC</sub>	Power-save mode <sup>(2)</sup>	32.768 kHz TOSC enabled, $V_{CC} = 1.8V$		0.6	1.8	
	Lowel-29AG Hode	32.768 kHz TOSC enabled, $V_{CC}$ = 3V		0.9	3.0	μΑ
	Power down mode(2)	WDT enabled, V <sub>CC</sub> = 3V		7	20	
	Power-down mode <sup>(2)</sup>	WDT disabled, $V_{CC} = 3V$		0.2	5.0	

### Notes:

- 1. All bits are set in the 'Power Reduction Register' on page 43.
- 2. Maximum and Typical values for 25°C. Maximum values are test limits in production.

Table 3-9. Current Consumption ATmega3290P  $T_A = -40^{\circ}\text{C}$  to  $105^{\circ}\text{C}$ ,  $V_{CC} = 1.8\text{V}$  to 5.5V (unless otherwise noted)

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
		Active 1 MHz, V <sub>CC</sub> = 2V		0.4	0.85	
		Active 4 MHz, $V_{CC} = 3V$		2.3	3.8	mA μA
	Power supply current <sup>(1)</sup>	Active 8 MHz, V <sub>CC</sub> = 5V		9.0	14.0	mΛ
	Power supply current	Idle 1 MHz, V <sub>CC</sub> = 2V		0.1	0.3	IIIA
		Idle 4 MHz, V <sub>CC</sub> = 3V		0.8	1.65	
		Idle 8 MHz, V <sub>CC</sub> = 5V		3.1	5.5	
Icc	Power-save mode <sup>(2)</sup>	32.768 kHz TOSC enabled, $V_{CC} = 1.8V$		0.6	1.8	
	Power-Save mode	32.768 kHz TOSC enabled, $V_{CC}$ = 3V		0.9	3.0	μΑ
	Power-down mode <sup>(2)</sup>	WDT enabled, V <sub>CC</sub> = 3V		7.0	20	
	rower-down mode(-)	WDT disabled, $V_{CC} = 3V$		0.2	5.0	

### **Notes:**

- 1. All bits are set in the 'Power Reduction Register' on page 43.
- 2. Maximum and Typical values for 25°C. Maximum values are test limits in production.



# 4. Document Revision History

**Note:** The document revision is independent of the silicon revision.

# 4.1 Revision History

Doc Rev.	Date	Comments
Α	4/2023	Initial document release.
		Content moved from the data sheet and restructured to the new document template
		Updated the die revision list to reflect die revisions in production
		Silicon Errata added:
		2.2.1. Using BOD Disable Will Make the Device Reset
		2.3.1. Interrupts May Be Lost When Writing the Timer Registers in the Asynchronous Timer
		Data Sheet Clarifications added:
		The Errata section in the data sheet is no longer valid
		3.2.1. Power Management and Sleep Modes
		• 3.3.1. Interrupt Vectors in ATmega329P/3290P
		• Electrical Characteristics – TA = -40°C to 85°C
		<ul> <li>3.4.1. Analog Input Offset Voltage (TA = -40°C to 85°C)</li> </ul>
		<ul> <li>3.4.2. Power-Down Specification Limit (TA = -40°C to 85°C)</li> </ul>
		• Electrical Characteristics – TA = -40°C to 105°C
		<ul> <li>3.5.1. Analog Input Offset Voltage (TA = -40°C to 105°C)</li> </ul>
		<ul> <li>3.5.2. Power-Down Specification Limit (TA = -40°C to 105°C)</li> </ul>



# **Microchip Information**

### The Microchip Website

Microchip provides online support via our website at <a href="www.microchip.com/">www.microchip.com/</a>. This website is used to make files and information easily available to customers. Some of the content available includes:

- **Product Support** Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- **General Technical Support** Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip design partner program member listing
- **Business of Microchip** Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

### **Product Change Notification Service**

Microchip's product change notification service helps keep customers current on Microchip products. Subscribers will receive email notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, go to www.microchip.com/pcn and follow the registration instructions.

### **Customer Support**

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- · Local Sales Office
- Embedded Solutions Engineer (ESE)
- Technical Support

Customers should contact their distributor, representative or ESE for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in this document.

Technical support is available through the website at: www.microchip.com/support

### **Microchip Devices Code Protection Feature**

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is "unbreakable".
   Code protection is constantly evolving. Microchip is committed to continuously improving the code protection features of our products.

### **Legal Notice**

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure



that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at www.microchip.com/en-us/support/design-help/client-support-services.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

### **Trademarks**

The Microchip name and logo, the Microchip logo, Adaptec, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet- Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, TrueTime, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, Clockstudio, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, GridTime, IdealBridge, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, IntelliMOS, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, KoD, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQI, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, Trusted Time, TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.



© 2023, Microchip Technology Incorporated and its subsidiaries. All Rights Reserved.

ISBN: 978-1-6683-2349-6

# **Quality Management System**

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.



# **Worldwide Sales and Service**

AMERICAS	ASIA/PACIFIC	ASIA/PACIFIC	EUROPE
orporate Office	Australia - Sydney	India - Bangalore	Austria - Wels
2355 West Chandler Blvd.	Tel: 61-2-9868-6733	Tel: 91-80-3090-4444	Tel: 43-7242-2244-39
handler, AZ 85224-6199	China - Beijing	India - New Delhi	Fax: 43-7242-2244-393
el: 480-792-7200	Tel: 86-10-8569-7000	Tel: 91-11-4160-8631	Denmark - Copenhagen
ax: 480-792-7277	China - Chengdu	India - Pune	Tel: 45-4485-5910
echnical Support:	Tel: 86-28-8665-5511	Tel: 91-20-4121-0141	Fax: 45-4485-2829
www.microchip.com/support	China - Chongqing	Japan - Osaka	Finland - Espoo
Veb Address:	Tel: 86-23-8980-9588	Tel: 81-6-6152-7160	Tel: 358-9-4520-820
www.microchip.com	China - Dongguan	Japan - Tokyo	France - Paris
Atlanta	Tel: 86-769-8702-9880	Tel: 81-3-6880- 3770	Tel: 33-1-69-53-63-20
ouluth, GA	China - Guangzhou	Korea - Daegu	Fax: 33-1-69-30-90-79
el: 678-957-9614	Tel: 86-20-8755-8029	Tel: 82-53-744-4301	Germany - Garching
ax: 678-957-1455	China - Hangzhou	Korea - Seoul	Tel: 49-8931-9700
ustin, TX	Tel: 86-571-8792-8115	Tel: 82-2-554-7200	Germany - Haan
el: 512-257-3370	China - Hong Kong SAR	Malaysia - Kuala Lumpur	Tel: 49-2129-3766400
oston	Tel: 852-2943-5100	Tel: 60-3-7651-7906	Germany - Heilbronn
Vestborough, MA	China - Nanjing	Malaysia - Penang	Tel: 49-7131-72400
el: 774-760-0087	Tel: 86-25-8473-2460	Tel: 60-4-227-8870	Germany - Karlsruhe
ax: 774-760-0088	China - Qingdao	Philippines - Manila	Tel: 49-721-625370
Chicago	Tel: 86-532-8502-7355	Tel: 63-2-634-9065	Germany - Munich
tasca, IL	China - Shanghai	Singapore	Tel: 49-89-627-144-0
el: 630-285-0071	Tel: 86-21-3326-8000	Tel: 65-6334-8870	Fax: 49-89-627-144-44
ax: 630-285-0075	China - Shenyang	Taiwan - Hsin Chu	Germany - Rosenheim
allas	Tel: 86-24-2334-2829	Tel: 886-3-577-8366	Tel: 49-8031-354-560
Addison, TX	China - Shenzhen	Taiwan - Kaohsiung	Israel - Ra'anana
el: 972-818-7423	Tel: 86-755-8864-2200	Tel: 886-7-213-7830	Tel: 972-9-744-7705
ax: 972-818-2924	China - Suzhou	Taiwan - Taipei	Italy - Milan
etroit	Tel: 86-186-6233-1526	Tel: 886-2-2508-8600	Tel: 39-0331-742611
lovi, MI	China - Wuhan	Thailand - Bangkok	Fax: 39-0331-466781
el: 248-848-4000	Tel: 86-27-5980-5300	Tel: 66-2-694-1351	Italy - Padova
louston, TX	China - Xian	Vietnam - Ho Chi Minh	Tel: 39-049-7625286
el: 281-894-5983	Tel: 86-29-8833-7252	Tel: 84-28-5448-2100	Netherlands - Drunen
ndianapolis	China - Xiamen		Tel: 31-416-690399
loblesville, IN	Tel: 86-592-2388138		Fax: 31-416-690340
el: 317-773-8323	China - Zhuhai		Norway - Trondheim
ax: 317-773-5453	Tel: 86-756-3210040		Tel: 47-72884388
el: 317-536-2380			Poland - Warsaw
os Angeles			Tel: 48-22-3325737
lission Viejo, CA			Romania - Bucharest
el: 949-462-9523			Tel: 40-21-407-87-50
ax: 949-462-9608			Spain - Madrid
el: 951-273-7800			Tel: 34-91-708-08-90
aleigh, NC			Fax: 34-91-708-08-91
el: 919-844-7510			Sweden - Gothenberg
lew York, NY			Tel: 46-31-704-60-40
el: 631-435-6000			Sweden - Stockholm
an Jose, CA			Tel: 46-8-5090-4654
el: 408-735-9110			UK - Wokingham
el: 408-436-4270			Tel: 44-118-921-5800
anada - Toronto			Fax: 44-118-921-5820
el: 905-695-1980			
ax: 905-695-2078			

## SYST-27NIQZ417 - ERRATA - ATmega329P/ATmega3290P SEDSC

# Affected Catalog Part Numbers(CPN)

ATMEGA3290P-20AU

ATMEGA3290PV-10AU

ATMEGA329PV-10MU

ATMEGA329P-20MU

ATMEGA329P-20AU

ATMEGA329PV-10AU

ATMEGA329PV-10MN

ATMEGA329P-20MN

ATMEGA329P-20MNR

ATMEGA329P-20ANR

ATMEGA3290PV-10AUA0

ATMEGA3290PV-10AUR

ATMEGA3290P-20AUR

ATMEGA329P-20MUR

ATMEGA329PV-10MUR

ATMEGA329P-20AUR

ATMEGA329PV-10AUR

ATMEGA329PV-10AURA0