



Product Change Notification / SYST-11VJNJ979

Date:

12-May-2023

Product Category:

Memory

PCN Type:

Document Change

Notification Subject:

Data Sheet - SST25VF020-2-Mbit SPI Serial Flash

Affected CPNs:

[SYST-11VJNJ979_Affected_CPN_05122023.pdf](#)

[SYST-11VJNJ979_Affected_CPN_05122023.csv](#)

Notification Text:

SYST-11VJNJ979

Microchip has released a new Datasheet for the SST25VF020-2-Mbit SPI Serial Flash of devices. If you are using one of these devices please read the document located at [SST25VF020-2-Mbit SPI Serial Flash](#).

Notification Status: Final

Description of Change: Removed all references to SST25VF020-20-4E-QAE due to end of life; Replaced terminology "Master" and "Slave" with "Host" and "Client" respectively.

Impacts to Data Sheet: None

Reason for Change: To Improve Manufacturability

Change Implementation Status: Complete

Date Document Changes Effective: 12 May 2023

NOTE: Please be advised that this is a change to the document only the product has not been changed.

Markings to Distinguish Revised from Unrevised Devices: N/A

Attachments:

[SST25VF020-2-Mbit SPI Serial Flash](#)

Please contact your local [Microchip sales office](#) with questions or concerns regarding this notification.

Terms and Conditions:

If you wish to receive Microchip PCNs via email please register for our PCN email service at our [PCN home page](#) select register then fill in the required fields. You will find instructions about registering for Microchips PCN email service in the [PCN FAQ](#) section.

If you wish to change your PCN profile, including opt out, please go to the [PCN home page](#) select login and sign into your myMicrochip account. Select a profile option from the left navigation bar and make the applicable selections.

Microchip Technology's serial Flash family features a four-wire, SPI-compatible interface that allows for a low pin count package occupying less board space and ultimately lowering total system costs. SST25VF020 SPI serial Flash memory is manufactured with proprietary, high performance CMOS SuperFlash Technology. The split-gate cell design and thick-oxide tunneling injector attain better reliability and manufacturability compared with alternate approaches.

Features

- **Single 2.7V-3.6V Read and Write Operations**
- **Serial Interface Architecture**
 - SPI Compatible: Mode 0 and Mode 3
- **20 MHz Max Clock Frequency**
- **Superior Reliability**
 - Endurance: 100,000 cycles (typical)
 - Greater than 100 years data retention
- **Low Power Consumption:**
 - Active Read Current: 7 mA (typical)
 - Standby Current: 8 μ A (typical)
- **Flexible Erase Capability**
 - Uniform 4-Kbyte sectors
 - Uniform 32-Kbyte overlay blocks
- **Fast Erase and Byte Program:**
 - Chip-Erase Time: 70 ms (typical)
 - Sector- or Block-Erase Time: 18 ms (typical)
 - Byte-Program Time: 14 μ s (typical)
- **Auto Address Increment (AAI) Programming**
 - Decrease total chip programming time over Byte Program operations
- **End-of-Write Detection**
 - Software Status
- **Hold Pin (HOLD#)**
 - Suspends a serial sequence to the memory without deselecting the device
- **Write Protection (WP#)**
 - Enables/Disables the Lock-Down function of the STATUS register
- **Software Write Protection**
 - Write protection through Block-Protection bits in STATUS register
- **Temperature Range**
 - Commercial: 0°C to +70°C
 - Industrial: -40°C to +85°C
 - Extended: -20°C to +85°C
- **Packages Available**
 - 8-lead SOIC 150 mil body width
 - 8-contact WSON (5mm x 6mm)
- **All non-Pb (lead-free) devices are RoHS compliant**

Product Description


Microchip Technology's serial Flash family features a four-wire, SPI-compatible interface that allows for a low pin count package occupying less board space and ultimately lowering total system costs. SST25VF020 SPI serial Flash memory is manufactured with proprietary, high performance CMOS SuperFlash Technology. The split-gate cell design and thick-oxide tunneling injector attain better reliability and manufacturability compared with alternate approaches.

The SST25VF020 device significantly improves performance, while lowering power consumption. The total energy consumed is a function of the applied voltage, current, and time of application. For any given voltage range, the SuperFlash technology uses less current to program and has a shorter erase time. As a result, the total energy consumed during any Erase or Program operation is less than alternative Flash memory technologies. The SST25VF020 device operates with a single 2.7V-3.6V power supply.

The SST25VF020 device is offered in an 8-lead SOIC 150 mil body width (SA) package, and in an 8-contact WSON package. See [Figure 2](#) for the pin assignments.

Block Diagram

Figure 1: Functional Block Diagram



Pin Description

Figure 2: Pin Assignments




Table 1: Pin Description

| Symbol | Pin Name | Functions |
|-----------------|--------------------|---|
| SCK | Serial Clock | To provide the timing of the serial interface. Commands, addresses, or input data are latched on the rising edge of the clock input, while output data is shifted out on the falling edge of the clock input. |
| SI | Serial Data Input | To transfer commands, addresses, or data serially into the device. Inputs are latched on the rising edge of the serial clock. |
| SO | Serial Data Output | To transfer data serially out of the device. Data is shifted out on the falling edge of the serial clock. |
| CE# | Chip Enable | The device is enabled by a high-to-low transition on CE#. CE# must remain low for the duration of any command sequence. |
| WP# | Write Protect | To enable/disable BPL bit in the STATUS register. |
| HOLD# | Hold | To temporarily stop serial communication with SPI Flash memory without resetting the device. |
| V _{DD} | Power Supply | To provide power supply (2.7-3.6V). |
| V _{SS} | Ground | |

T1.0 25078

Memory Organization


The SST25VF020 SuperFlash memory array is organized in 4-KByte sectors with 32-KByte overlay blocks.

Device Operation

The SST25VF020 is accessed through the Serial Peripheral Interface (SPI) bus compatible protocol. The SPI bus consist of four control lines: Chip Enable (CE#) is used to select the device, while data are accessed through the Serial Data Input (SI), Serial Data Output (SO) and Serial Clock (SCK).

The SST25VF020 supports both Mode 0 (0,0) and Mode 3 (1,1) of SPI bus operations. The difference between the two modes, as shown in [Figure 3](#), is the state of the SCK signal when the bus host is in Standby mode and no data is being transferred. The SCK signal is low for Mode 0 and high for Mode 3. For both modes, the Serial Data In (SI) is sampled at the rising edge of the SCK clock signal and the Serial Data Output (SO) is driven after the falling edge of the SCK clock signal.

Figure 3: SPI Protocol



Hold Operation


The HOLD# pin is used to pause a serial sequence underway with the SPI flash memory without resetting the clocking sequence. To activate HOLD# mode, CE# must be in active-low state. HOLD# mode begins when the SCK active-low state coincides with the falling edge of the HOLD# signal. HOLD# mode ends when the HOLD# signal's rising edge coincides with the SCK active-low state.

If the falling edge of the HOLD# signal does not coincide with the SCK active-low state, then the device enters HOLD# mode when the SCK next reaches the active-low state. Similarly, if the rising edge of the HOLD# signal does not coincide with the SCK active-low state, then the device exits in HOLD# mode when the SCK next reaches the active-low state. See [Figure 4](#) for Hold Condition waveform.

Once the device enters HOLD# mode, SO will be in high-impedance state while SI and SCK can be V_{IL} or V_{IH}.

If CE# is driven active-high during a Hold condition, it returns the device to Standby mode. As long as the HOLD# signal is low, the memory remains in the Hold condition. To resume communication with the device, HOLD# must be driven active-high, and CE# must be driven active-low. See [Figure 18](#) for Hold timing.

Figure 4: Hold Condition Waveform



Write Protection

SST25VF020 provides software Write protection. The Write Protect pin (WP#) enables or disables the lock-down function of the STATUS register. The Block Protection bits (BP1, BP0 and BPL) in the STATUS register provide Write protection to the memory array and the STATUS register. See [Table 4](#) for Block Protection description.

Write Protect Pin (WP#)

The Write Protect (WP#) pin enables the lock-down function of the BPL bit (bit 7) in the STATUS register. When WP# is driven low, the execution of the Write Status Register (WRSR) instruction is determined by the value of the BPL bit (see [Table 2](#)). When WP# is high, the lock-down function of the BPL bit is disabled.

Table 2: Conditions to execute Write-STATUS-Register (WRSR) Instruction

| WP# | BPL | Execute WRSR Instruction |
|-----|-----|--------------------------|
| L | 1 | Not Allowed |
| L | 0 | Allowed |
| H | X | Allowed |

T2.0 25078

STATUS Register

The software STATUS register provides status on whether the Flash memory array is available for any Read or Write operation, whether the device is Write enabled, and the state of the memory Write protection. During an internal Erase or Program operation, the STATUS register may be read only to determine the completion of an operation in progress. [Table 3](#) describes the function of each bit in the software STATUS register.

Table 3: Software STATUS Register

| Bit | Name | Function | Default at Power-up | Read/Write |
|-----|------|--|---------------------|------------|
| 0 | BUSY | 1 = Internal Write operation is in progress 0 = No internal Write operation is in progress | 0 | R |
| 1 | WEL | 1 = Device is memory Write enabled 0 = Device is not memory Write enabled | 0 | R |
| 2 | BP0 | Indicate current level of block write protection (See Table 4) | 1 | R/W |
| 3 | BP1 | Indicate current level of block write protection (See Table 4) | 1 | R/W |
| 4:5 | RES | Reserved for future use | 0 | N/A |
| 6 | AAI | Auto Address Increment Programming status 1 = AAI programming mode 0 = Byte-Program mode | 0 | R |
| 7 | BPL | 1 = BP1, BP0 are read-only bits 0 = BP1, BP0 are read/writable | 0 | R/W |

T3.0 25078

Busy

The BUSY bit determines whether there is an internal Erase or Program operation in progress. A '1' for the BUSY bit indicates the device is busy with an operation in progress. A '0' indicates the device is ready for the next valid operation.

Write Enable Latch (WEL)

The Write Enable Latch bit indicates the status of the internal memory Write Enable Latch. If the Write Enable Latch bit is set to '1', it indicates the device is Write enabled. If the bit is set to '0' (reset), it indicates the device is not write enabled and does not accept any memory write (Program/Erase) commands. The Write Enable Latch bit is automatically reset under the following conditions:

- Power-up
- Write Disable ($WRDI$) instruction completion
- Byte Program instruction completion
- Auto Address Increment (AAI) programming reached its highest memory address
- Sector Erase instruction completion
- Block Erase instruction completion
- Chip Erase instruction completion

Block Protection (BP1, BP0)

The Block Protection (BP1, BP0) bits define the size of the memory area, as defined in [Table 4](#), to be software protected against any memory Write (Program or Erase) operations. The Write Status Register ($WRSR$) instruction is used to program the BP1 and BP0 bits as long as WP# is high or the Block Protect Lock (BPL) bit is '0'. Chip Erase can only be executed if Block Protection bits are both '0'. After power-up, BP1 and BP0 are set to '1'.

Block Protection Lock-Down (BPL)

WP# pin driven low (V_{IL}), enables the Block Protection-Lock-Down (BPL) bit. When BPL is set to '1', it prevents any further alteration of the BPL, BP1 and BP0 bits. When the WP# pin is driven high (V_{IH}), the BPL bit has no effect and its value is "don't care". After power-up, the BPL bit is reset to '0'.

Table 4: Software STATUS Register Block Protection¹

| Protection Level | STATUS Register Bit | | Protected Memory Area |
|-----------------------|---------------------|-----|-----------------------|
| | BP1 | BP0 | 2 Mbit |
| 0 | 0 | 0 | None |
| 1 (1/4 Memory Array) | 0 | 1 | 030000H-03FFFFH |
| 2 (1/2 Memory Array) | 1 | 0 | 020000H-03FFFFH |
| 3 (Full Memory Array) | 1 | 1 | 000000H-03FFFFH |

T4.0 25078

1. Default at power-up for BP1 and BP0 is '11'.

Auto Address Increment (AAI)

The Auto Address Increment Programming Status bit provides status on whether the device is in AAI programming mode or Byte Program mode. The default at power up is Byte Program mode.

Instructions

Instructions are used to read, write (Erase and Program), and configure the SST25VF020. The instruction bus cycles are 8 bits each for commands (Op Code), data, and addresses. Prior to executing any Byte Program, Auto Address Increment (AAI) programming, Sector Erase, Block Erase or Chip Erase instructions, the Write Enable (\overline{WREN}) instruction must be executed first. The complete list of the instructions is provided in Table 5. All instructions are synchronized off a high-to-low transition of $\overline{CE\#}$. Inputs will be accepted on the rising edge of SCK starting with the Most Significant bit (MSb). $\overline{CE\#}$ must be driven low before an instruction is entered and must be driven high after the last bit of the instruction has been shifted in (except for Read, Read-ID and Read Status Register instructions). Any low-to-high transition on $\overline{CE\#}$, before receiving the last bit of an instruction bus cycle, will terminate the instruction in progress and return the device to Standby mode. Instruction commands (Op Code), addresses and data are all input from the Most Significant bit first.

Table 5: Device Operation Instructions¹

| Bus Cycle ² | 1 | | 2 | | 3 | | 4 | | 5 | |
|---|-----------------|------------------|-------------------------------------|----------------------|------------------------------------|------------------|-----------------------------------|------------------|---------------------|------------------------|
| Cycle Type/Operation ^{3,4} | S _{IN} | S _{OUT} | S _{IN} | S _{OUT} | S _{IN} | S _{OUT} | S _{IN} | S _{OUT} | S _{IN} | S _{OUT} |
| Read | 03H | Hi-Z | A ₂₃₋ A ₁₆ | Hi-Z | A ₁₅₋ A ₈ | Hi-Z | A ₇₋ A ₀ | Hi-Z | X | D _{OUT} |
| Sector Erase ^{5,6} | 20H | Hi-Z | A ₂₃₋ A ₁₆ | Hi-Z | A ₁₅₋ A ₈ | Hi-Z | A ₇₋ A ₀ | Hi-Z | - | - |
| Block Erase ^{5,7} | 52H | Hi-Z | A ₂₃₋ A ₁₆ | Hi-Z | A ₁₅₋ A ₈ | Hi-Z | A ₇₋ A ₀ | Hi-Z | - | - |
| Chip Erase ⁶ | 60H | Hi-Z | - | - | - | - | - | - | - | - |
| Byte Program ⁶ | 02H | Hi-Z | A ₂₃₋ A ₁₆ | Hi-Z | A ₁₅₋ A ₈ | Hi-Z | A ₇₋ A ₀ | Hi-Z | D _I N | Hi-Z |
| Auto Address Increment (AAI) Program ^{6,8} | AFH | Hi-Z | A ₂₃₋ A ₁₆ | Hi-Z | A ₁₅₋ A ₈ | Hi-Z | A ₇₋ A ₀ | Hi-Z | D _I N | Hi-Z |
| Read Status Register (RDSR) | 05H | Hi-Z | X | D _{OU} T | - | Note 9 | - | Note 9 | - | Note ⁹ |
| Enable Write Status Register (EWSR) ¹⁰ | 50H | Hi-Z | - | - | - | - | - | - | - | - |
| Write Status Register (WRSR) ¹⁰ | 01H | Hi-Z | Data | Hi-Z | - | - | - | - | - | - |
| Write Enable (\overline{WREN}) | 06H | Hi-Z | - | - | - | - | - | - | - | - |
| Write Disable (\overline{WRDI}) | 04H | Hi-Z | - | - | - | - | - | - | - | - |
| Read ID | 90H or ABH | Hi-Z | 00H | Hi-Z | 00H | Hi-Z | ID Addr ¹¹ | Hi-Z | X | D _{OUT} 12 |

T5.0 25078

1. A_{MS} = Most Significant Address
 $A_{MS} = A_{17}$ for SST25VF020
 Address bits above the most significant bit of each density can be V_{IL} or V_{IH}
2. One bus cycle is eight clock periods.
3. Operation: S_{IN} = Serial In, S_{OUT} = Serial Out
4. X = Dummy Input Cycles (V_{IL} or V_{IH}); - = Non-Applicable Cycles (Cycles are not necessary)
5. Sector addresses: use $A_{MS}-A_{12}$, remaining addresses can be V_{IL} or V_{IH}
6. Prior to any Byte Program, AAI Program, Sector Erase, Block Erase, or Chip Erase operation, the Write Enable (\overline{WREN}) instruction must be executed.
7. Block addresses for: use $A_{MS}-A_{15}$, remaining addresses can be V_{IL} or V_{IH}
8. To continue programming to the next sequential address location, enter the 8-bit command, AFH, followed by the data to be programmed.
9. The Read Status Register is continuous with ongoing clock cycles until terminated by a low-to-high transition on $\overline{CE\#}$.

Not Recommended for New Designs


10. The Enable Write Status Register ($EWSR$) instruction and the Write Status Register ($WRSR$) instruction must work in conjunction with each other. The $WRSR$ instruction must be executed immediately (very next bus cycle) after the $EWSR$ instruction to make both instructions effective.
11. Manufacturer's ID is read with $A_0=0$, and Device ID is read with $A_0=1$. All other address bits are 00H. The Manufacturer's and Device ID output stream is continuous until terminated by a low to high transition on $CE\#$
12. Device ID = 43H for SST25VF020

Read

The Read instruction outputs the data starting from the specified address location. The data output stream is continuous through all addresses until terminated by a low-to-high transition on $CE\#$. The internal Address Pointer will automatically increment until the highest memory address is reached. Once the highest memory address is reached, the Address Pointer will automatically increment to the beginning (wrap-around) of the address space, i.e., for 2 Mbit density, once the data from address location 3FFFFH had been read, the next output will be from address location 00000H.

The Read instruction is initiated by executing an 8-bit command, 03H, followed by address bits [$A_{23}-A_0$]. $CE\#$ must remain active-low for the duration of the Read cycle. See [Figure 5](#) for the Read sequence.

Figure 5: Read Sequence




1231 F04.1

Byte Program

The Byte Program instruction programs the bits in the selected byte to the desired data. The selected byte must be in the erased state (FFH) when initiating a program operation. A Byte Program instruction applied to a protected memory area will be ignored.

Prior to any write operation, the Write Enable (\overline{WREN}) instruction must be executed. $CE\#$ must remain active-low for the duration of the Byte Program instruction. The Byte Program instruction is initiated by executing an 8-bit command, 02H, followed by address bits [A₂₃-A₀]. Following the address, the data are input in order from MSb (bit 7) to LSb (bit 0). $CE\#$ must be driven high before the instruction is executed. The user may poll the BUSY bit in the software STATUS register or wait T_{BP} for the completion of the internal self-timed Byte Program operation. See Figure 6 for the Byte Program sequence.

Figure 6: Byte Program Sequence




Auto Address Increment (AAI) Program

The AAI program instruction allows multiple bytes of data to be programmed without reissuing the next sequential address location. This feature decreases total programming time when the entire memory array is to be programmed. An AAI program instruction pointing to a protected memory area will be ignored. The selected address range must be in the erased state (FFH) when initiating an AAI program instruction.

Prior to any write operation, the Write Enable ($WREN$) instruction must be executed. The AAI program instruction is initiated by executing an 8-bit command, AFH, followed by address bits [A₂₃-A₀]. Following the addresses, the data is input sequentially from MSb (bit 7) to LSb (bit 0). CE# must be driven high before the AAI program instruction is executed. The user must poll the BUSY bit in the software STATUS register or wait T_{BP} for the completion of each internal self-timed Byte Program cycle. Once the device completes programming byte, the next sequential address may be programmed by entering the 8-bit command, AFH, followed by the data to be programmed. When the last desired byte had been programmed, execute the Write Disable ($WRDI$) instruction, 04H, to terminate AAI. After execution of the WRDI command, the user must poll the STATUS register to ensure the device completes programming. See Figure 7 for the AAI programming sequence.

There is no wrap mode during AAI programming. Once the highest unprotected memory address is reached, the device will exit AAI operation and reset the Write Enable Latch bit (WEL = 0).


Figure 7: Auto Address Increment (AAI) Program Sequence



Sector Erase

The Sector Erase instruction clears all bits in the selected 4+Kbyte sector to FFH. A Sector Erase instruction applied to a protected memory area will be ignored. Prior to any write operation, the Write Enable ($WREN$) instruction must be executed. $CE\#$ must remain active-low for the duration of the command sequence. The Sector Erase instruction is initiated by executing an 8-bit command, 20H, followed by address bits $[A_{23}-A_0]$. Address bits $[A_{MS}-A_{12}]$ (A_{MS} = Most Significant address) are used to determine the sector address (SA_X), and remaining address bits can be V_{IL} or V_{IH} . $CE\#$ must be driven high before the instruction is executed. The user may poll the $BUSY$ bit in the software $STATUS$ register or wait T_{SE} for the completion of the internal self-timed Sector Erase cycle. See [Figure 8](#) for the Sector Erase sequence.


Figure 8: Sector Erase Sequence



Block Erase

The Block Erase instruction clears all bits in the selected 32-Kbyte block to FFH. A Block Erase instruction applied to a protected memory area will be ignored. Prior to any write operation, the Write Enable ($WREN$) instruction must be executed. $CE\#$ must remain active-low for the duration of any command sequence. The Block Erase instruction is initiated by executing an 8-bit command, 52H, followed by address bits $[A_{23}-A_0]$. Address bits $[A_{MS}-A_{15}]$ (A_{MS} = Most significant address) are used to determine block address (BA_X), and remaining address bits can be V_{IL} or V_{IH} . $CE\#$ must be driven high before the instruction is executed. The user may poll the $BUSY$ bit in the software $STATUS$ register or wait T_{BE} for the completion of the internal self-timed Block Erase cycle. See [Figure 9](#) for the Block Erase sequence.


Figure 9: Block Erase Sequence



Chip Erase

The Chip Erase instruction clears all bits in the device to FFH. A Chip Erase instruction will be ignored if any of the memory area is protected. Prior to any write operation, the Write Enable (\overline{WREN}) instruction must be executed. $\overline{CE\#}$ must remain active-low for the duration of the Chip Erase instruction sequence. The Chip Erase instruction is initiated by executing an 8-bit command, 60H. $\overline{CE\#}$ must be driven high before the instruction is executed. The user may poll the BUSY bit in the software STATUS register or wait T_{CE} for the completion of the internal self-timed Chip Erase cycle. See Figure 10 for the Chip Erase sequence.


Figure 10: Chip Erase Sequence



Read Status Register (RDSR)

The Read Status Register (\overline{RDSR}) instruction allows reading of the STATUS register. The status register may be read at any time even during a write (Program/Erase) operation. When a Write operation is in progress, the BUSY bit may be checked before sending any new commands to assure that the new commands are properly received by the device. $\overline{CE\#}$ must be driven low before the \overline{RDSR} instruction is entered and remain low until the status data is read. Read Status Register is continuous with ongoing clock cycles until it is terminated by a low-to-high transition of the $\overline{CE\#}$. See Figure 11 for the \overline{RDSR} instruction sequence.


Figure 11: Read Status Register (\overline{RDSR}) Sequence



Write Enable (WREN)

The Write Enable (\overline{WREN}) instruction sets the Write Enable Latch bit to '1' allowing write operations to occur. The \overline{WREN} instruction must be executed prior to any write (Program/Erase) operation. CE# must be driven high before the \overline{WREN} instruction is executed.


Figure 12: Write Enable (\overline{WREN}) Sequence



Write Disable (WRDI)

The Write Disable (\overline{WRDI}) instruction resets the Write Enable Latch bit and AAI bit to '0', disabling any new write operations from occurring. CE# must be driven high before the \overline{WRDI} instruction is executed.

Figure 13: Write Disable (\overline{WRDI}) Sequence




Enable Write Status Register (EWSR)

The Enable Write Status Register (\overline{EWSR}) instruction arms the Write STATUS Register (\overline{WRSR}) instruction and opens the STATUS register for alteration. The Enable Write STATUS Register instruction does not have any effect and will be wasted if it is not followed immediately by the Write Status Register (\overline{WRSR}) instruction. CE# must be driven low before the \overline{EWSR} instruction is entered and must be driven high before the \overline{EWSR} instruction is executed.

Write STATUS Register (WRSR)

The Write Status Register instruction works in conjunction with the Enable Write Status Register (EWSR) instruction to write new values to the BP1, BP0 and BPL bits of the STATUS register. The Write Status Register instruction must be executed immediately after the execution of the Enable Write Status Register instruction (very next instruction bus cycle). This two-step instruction sequence of the EWSR instruction followed by the WRSR instruction works like SDP (software data protection) command structure which prevents any accidental alteration of the STATUS register values. The Write Status Register instruction will be ignored when WP# is low and BPL bit is set to '1'. When the WP# is low, the BPL bit can only be set from '0' to '1' to lock-down the STATUS register, but cannot be reset from '1' to '0'. When WP# is high, the lock-down function of the BPL bit is disabled and the BPL, BP0 and BP1 bits in the STATUS register can all be changed. As long as the BPL bit is set to '0' or the WP# pin is driven high (V_{IH}) prior to the low-to-high transition of the CE# pin at the end of the WRSR instruction, the BP0, BP1 and BPL bit in the STATUS register can all be altered by the WRSR instruction. In this case, a single WRSR instruction can set the BPL bit to '1' to lock down the STATUS register as well as alter the BP0 and BP1 bit at the same time. See Table 2 for a summary description of WP# and BPL functions. CE# must be driven low before the command sequence of the WRSR instruction is entered and driven high before the WRSR instruction is executed. See Figure 14 for EWSR and WRSR instruction sequences.

Figure 14: Enable Write Status Register (EWSR) and Write Status Register (WRSR) Sequence



Read ID


The Read ID instruction identifies the device as SST25VF020 and the manufacturer as Microchip. The device information can be read from executing an 8-bit command, 90H or ABH, followed by address bits [A₂₃-A₀]. Following the Read ID instruction, the manufacturer's ID is located in address 00000H and the device ID is located in address 00001H. Once the device is in Read ID mode, the manufacturer's and device ID output data toggles between address 00000H and 00001H until terminated by a low-to-high transition on CE#.

Table 6: Product Identification

| | Address | Data |
|-------------------------|---------|------|
| Manufacturer's ID | 00000H | BFH |
| Device ID SST25VF020 | 00001H | 43H |

T6.0 25078

Figure 15: Read ID Sequence



Electrical Specifications

Absolute Maximum Stress Ratings (Applied conditions greater than those listed under “Absolute Maximum Stress Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these conditions or conditions greater than those defined in the operational sections of this data sheet is not implied. Exposure to absolute maximum stress rating conditions may affect device reliability.)

| | |
|---|------------------------|
| Temperature Under Bias | -55°C to +125°C |
| Storage Temperature | -65°C to +150°C |
| D. C. Voltage on Any Pin to Ground Potential | -0.5V to $V_{DD}+0.5V$ |
| Transient Voltage (<20 ns) on Any Pin to Ground Potential | -2.0V to $V_{DD}+2.0V$ |
| Package Power Dissipation Capability ($T_a = 25^\circ\text{C}$) | 1.0W |
| Surface Mount Solder Reflow Temperature | 260°C for 10 seconds |
| Output Short Circuit Current ¹ | 50 mA |

1. Output shorted for no more than one second. No more than one output shorted at a time.

Table 7: Operating Range

| Range | Ambient Temp | V_{DD} |
|------------|----------------|----------|
| Commercial | 0°C to +70°C | 2.7-3.6V |
| Industrial | -40°C to +85°C | 2.7-3.6V |
| Extended | -20°C to +85°C | 2.7-3.6V |

T7.1 25078

Table 8: AC Conditions of Test¹

| Input Rise/Fall Time | Output Load |
|----------------------|----------------------|
| 5ns | $C_L = 30\text{ pF}$ |

T8.1 25078

1. See Figures 20 and 21

Table 9: DC Operating Characteristics $V_{DD} = 2.7-3.6V$

| Symbol | Parameter | Limits | | | Test Conditions |
|-----------|---------------------------|--------------|-----|---------------|--|
| | | Min | Max | Units | |
| I_{DDR} | Read Current | | 10 | mA | $CE\#=0.1 V_{DD}/0.9 V_{DD}@20\text{ MHz}$, SO=open |
| I_{DDW} | Program and Erase Current | | 30 | mA | $CE\#=V_{DD}$ |
| I_{SB} | Standby Current | | 15 | μA | $CE\#=V_{DD}$, $V_{IN}=V_{DD}$ or V_{SS} |
| I_{LI} | Input Leakage Current | | 1 | μA | $V_{IN}=\text{GND to } V_{DD}$, $V_{DD}=V_{DD}\text{ Max}$ |
| I_{LO} | Output Leakage Current | | 1 | μA | $V_{OUT}=\text{GND to } V_{DD}$, $V_{DD}=V_{DD}\text{ Max}$ |
| V_{IL} | Input Low Voltage | | 0.8 | V | $V_{DD}=V_{DD}\text{ Min}$ |
| V_{IH} | Input High Voltage | $0.7 V_{DD}$ | | V | $V_{DD}=V_{DD}\text{ Max}$ |
| V_{OL} | Output Low Voltage | | 0.2 | V | $I_{OL}=100\ \mu\text{A}$, $V_{DD}=V_{DD}\text{ Min}$ |
| V_{OH} | Output High Voltage | $V_{DD}-0.2$ | | V | $I_{OH}=-100\ \mu\text{A}$, $V_{DD}=V_{DD}\text{ Min}$ |

T9.0 25078

Not Recommended for New Designs

Table 10: Recommended System Power-up Timings

| Symbol | Parameter | Minimum | Units |
|------------------|---------------------------------|---------|---------|
| $T_{PU-READ}^1$ | V_{DD} Min to Read Operation | 10 | μs |
| $T_{PU-WRITE}^1$ | V_{DD} Min to Write Operation | 10 | μs |

T10.0 25078

1. This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

Table 11: Capacitance ($T_a = 25^\circ C$, $f = 1$ Mhz, other pins open)

| Parameter | Description | Test Condition | Maximum |
|-------------|------------------------|----------------|---------|
| C_{OUT}^1 | Output Pin Capacitance | $V_{OUT} = 0V$ | 12 pF |
| C_{IN}^1 | Input Capacitance | $V_{IN} = 0V$ | 6 pF |

T11.0 25078

1. This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

Table 12: Reliability Characteristics

| Symbol | Parameter | Minimum Specification | Units | Test Method |
|-------------|----------------|-----------------------|--------|---------------------|
| N_{END}^1 | Endurance | 10,000 | Cycles | JEDEC Standard A117 |
| T_{DR}^1 | Data Retention | 100 | Years | JEDEC Standard A103 |
| I_{LTH}^1 | Latch Up | $100 + I_{DD}$ | mA | JEDEC Standard 78 |

T12.0 25078

1. This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

Not Recommended for New Designs

Table 13: AC Operating Characteristics $V_{DD} = 2.7V-3.6V$

| Symbol | Parameter | Limits | | |
|-------------|-----------------------------|--------|-----|---------|
| | | Min | Max | Units |
| F_{CLK} | Serial Clock Frequency | | 20 | MHz |
| T_{SCKH} | Serial Clock High Time | 20 | | ns |
| T_{SCKL} | Serial Clock Low Time | 20 | | ns |
| T_{SCKR} | Serial Clock Rise Time | | 5 | ns |
| T_{SCKF} | Serial Clock Fall Time | | 5 | ns |
| T_{CES}^1 | CE# Active Setup Time | 20 | | ns |
| T_{CEH}^1 | CE# Active Hold Time | 20 | | ns |
| T_{CHS}^1 | CE# Not Active Setup Time | 10 | | ns |
| T_{CHH}^1 | CE# Not Active Hold Time | 10 | | ns |
| T_{CPH} | CE# High Time | 100 | | ns |
| T_{CHZ} | CE# High to High-Z Output | | 20 | ns |
| T_{CLZ} | SCK Low to Low-Z Output | 0 | | ns |
| T_{DS} | Data In Setup Time | 4 | | ns |
| T_{DH} | Data In Hold Time | 5 | | ns |
| T_{HLS} | HOLD# Low Setup Time | 10 | | ns |
| T_{HHS} | HOLD# High Setup Time | 10 | | ns |
| T_{HLH} | HOLD# Low Hold Time | 15 | | ns |
| T_{HHH} | HOLD# High Hold Time | 10 | | ns |
| T_{HZ} | HOLD# Low to High-Z Output | | 20 | ns |
| T_{LZ} | HOLD# High to Low-Z Output | | 20 | ns |
| T_{OH} | Output Hold from SCK Change | 0 | | ns |
| T_V | Output Valid from SCK | | 23 | ns |
| T_{SE} | Sector Erase | | 25 | ms |
| T_{BE} | Block Erase | | 25 | ms |
| T_{SCE} | Chip Erase | | 100 | ms |
| T_{BP} | Byte Program | | 20 | μs |

1. Relative to SCK.

T13.2 25078

Figure 16: Serial Input Timing Diagram




Figure 17: Serial Output Timing Diagram




Figure 18: Hold Timing Diagram




Figure 19: Power-up Timing Diagram






Figure 20: AC Input/Output Reference Waveforms




Not Recommended for New Designs

Figure 21:A Test Load Example



Product Ordering Information



1. Environmental suffix "E" denotes non-Pb solder. Non-Pb solder devices are "RoHS Compliant".

Valid combinations for SST25VF020


| | |
|------------------------|------------------------|
| SST25VF020-20-4C-SAE | SST25VF020-20-4C-QAE |
| SST25VF020-20-4I-SAE | SST25VF020-20-4I-QAE |
| SST25VF020-20-4E-SAE | SST25VF020-20-4C-QAE-T |
| SST25VF020-20-4C-SAE-T | SST25VF020-20-4I-QAE-T |
| SST25VF020-20-4I-SAE-T | SST25VF020-20-4E-SAE-T |

Note: Valid combinations are those products in mass production or will be in mass production. Consult your Microchip sales representative to confirm availability of valid combinations and to determine availability of new combinations.

Packaging Diagrams


Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>

Figure 22: 8-lead Small Outline Integrated Circuit (SOIC) 150 mil body width (4.9mm x 6mm)
SST Package Code: SA



Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>

Figure 23: 8-contact Very-very-thin Small Outline No-lead (WSON)
SST Package Code: QA



Not Recommended for New Designs

Table 14: Revision History

| Revision | Description | Date |
|----------|--|----------|
| 00 | <ul style="list-style-type: none"> Initial release of S71231 (2 Mbit and 4 Mbit parts were originally described in data sheet S71192) | Apr 2003 |
| 01 | <ul style="list-style-type: none"> Updated Figures 3, 5 - 15: Aligned SI waveform with rising edge of clock | Aug 2003 |
| 02 | <ul style="list-style-type: none"> Added new 8-SOIC (S2A) package and associated MPNs | Oct 2003 |
| 03 | <ul style="list-style-type: none"> 2004 Data Book Updated the Package Outline for S2A | Dec 2003 |
| 04 | <ul style="list-style-type: none"> Added Extended temperature and associated MPNs | Jun 2004 |
| 05 | <ul style="list-style-type: none"> Revised Absolute Max. Stress Ratings for Surface Mount Solder Reflow Temp. | Nov 2005 |
| 06 | <ul style="list-style-type: none"> Updated QA package drawing to revision 9. Removed leaded parts. Added footnote to product ordering section. | Jan 2006 |
| 07 | <ul style="list-style-type: none"> Removed all references to SST25VF040 due to end of life. New SST25VF040 EOL data sheet is S71231(04). Revised Hold Operation, page 6 paragraph 4, to indicate that device returns to standby mode when CE# is driven active high during a Hold Condition. | Oct 2006 |
| A | <ul style="list-style-type: none"> Applied new document format Released document under letter revision system Updated spec number from S71231 to DS25078 | Nov 2011 |
| B | <ul style="list-style-type: none"> Removed all references to SST25VF020-20-4E-QAE due to end of life. Replaced terminology "Master" and "Slave" with "Host" and "Client" respectively. | May 2023 |

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is “unbreakable”. Code protection is constantly evolving. Microchip is committed to continuously improving the code protection features of our products.

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at <https://www.microchip.com/en-us/support/design-help/client-support-services>.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, QuietWire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, TrueTime, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, GridTime, IdealBridge, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, NVM Express, NVMe, Omniscient Code Generation, PICDEM, PICDEM.net, PICKit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQL, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, Symmcom, and Trusted Time are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2011-2023, Microchip Technology Incorporated and its subsidiaries.

All Rights Reserved.

ISBN: 978-1-6683-2451-6



MICROCHIP

Worldwide Sales and Service

AMERICAS

Corporate Office
2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7200
Fax: 480-792-7277
Technical Support:
<http://www.microchip.com/support>
Web Address:
www.microchip.com

Atlanta

Duluth, GA
Tel: 678-957-9614
Fax: 678-957-1455

Austin, TX

Tel: 512-257-3370

Boston

Westborough, MA
Tel: 774-760-0087
Fax: 774-760-0088

Chicago

Itasca, IL
Tel: 630-285-0071
Fax: 630-285-0075

Dallas

Addison, TX
Tel: 972-818-7423
Fax: 972-818-2924

Detroit

Novi, MI
Tel: 248-848-4000

Houston, TX

Tel: 281-894-5983

Indianapolis

Noblesville, IN
Tel: 317-773-8323
Fax: 317-773-5453
Tel: 317-536-2380

Los Angeles

Mission Viejo, CA
Tel: 949-462-9523
Fax: 949-462-9608
Tel: 951-273-7800

Raleigh, NC

Tel: 919-844-7510

New York, NY

Tel: 631-435-6000

San Jose, CA

Tel: 408-735-9110
Tel: 408-436-4270

Canada - Toronto

Tel: 905-695-1980
Fax: 905-695-2078

ASIA/PACIFIC

Australia - Sydney
Tel: 61-2-9868-6733

China - Beijing
Tel: 86-10-8569-7000

China - Chengdu
Tel: 86-28-8665-5511

China - Chongqing
Tel: 86-23-8980-9588

China - Dongguan
Tel: 86-769-8702-9880

China - Guangzhou
Tel: 86-20-8755-8029

China - Hangzhou
Tel: 86-571-8792-8115

China - Hong Kong SAR
Tel: 852-2943-5100

China - Nanjing
Tel: 86-25-8473-2460

China - Qingdao
Tel: 86-532-8502-7355

China - Shanghai
Tel: 86-21-3326-8000

China - Shenyang
Tel: 86-24-2334-2829

China - Shenzhen
Tel: 86-755-8864-2200

China - Suzhou
Tel: 86-186-6233-1526

China - Wuhan
Tel: 86-27-5980-5300

China - Xian
Tel: 86-29-8833-7252

China - Xiamen
Tel: 86-592-2388138

China - Zhuhai
Tel: 86-756-3210040

ASIA/PACIFIC

India - Bangalore
Tel: 91-80-3090-4444

India - New Delhi
Tel: 91-11-4160-8631

India - Pune
Tel: 91-20-4121-0141

Japan - Osaka
Tel: 81-6-6152-7160

Japan - Tokyo
Tel: 81-3-6880-3770

Korea - Daegu
Tel: 82-53-744-4301

Korea - Seoul
Tel: 82-2-554-7200

Malaysia - Kuala Lumpur
Tel: 60-3-7651-7906

Malaysia - Penang
Tel: 60-4-227-8870

Philippines - Manila
Tel: 63-2-634-9065

Singapore
Tel: 65-6334-8870

Taiwan - Hsin Chu
Tel: 886-3-577-8366

Taiwan - Kaohsiung
Tel: 886-7-213-7830

Taiwan - Taipei
Tel: 886-2-2508-8600

Thailand - Bangkok
Tel: 66-2-694-1351

Vietnam - Ho Chi Minh
Tel: 84-28-5448-2100

EUROPE

Austria - Wels
Tel: 43-7242-2244-39
Fax: 43-7242-2244-393

Denmark - Copenhagen
Tel: 45-4485-5910
Fax: 45-4485-2829

Finland - Espoo
Tel: 358-9-4520-820

France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

Germany - Garching
Tel: 49-8931-9700

Germany - Haan
Tel: 49-2129-3766400

Germany - Heilbronn
Tel: 49-7131-72400

Germany - Karlsruhe
Tel: 49-721-625370

Germany - Munich
Tel: 49-89-627-144-0
Fax: 49-89-627-144-44

Germany - Rosenheim
Tel: 49-8031-354-560

Israel - Ra'anana
Tel: 972-9-744-7705

Italy - Milan
Tel: 39-0331-742611
Fax: 39-0331-466781

Italy - Padova
Tel: 39-049-7625286

Netherlands - Drunen
Tel: 31-416-690399
Fax: 31-416-690340

Norway - Trondheim
Tel: 47-7288-4388

Poland - Warsaw
Tel: 48-22-3325737

Romania - Bucharest
Tel: 40-21-407-87-50

Spain - Madrid
Tel: 34-91-708-08-90
Fax: 34-91-708-08-91

Sweden - Gothenberg
Tel: 46-31-704-60-40

Sweden - Stockholm
Tel: 46-8-5090-4654

UK - Wokingham
Tel: 44-118-921-5800
Fax: 44-118-921-5820

SYST-11VJNJ979 - Data Sheet - SST25VF020-2-Mbit SPI Serial Flash

Affected Catalog Part Numbers(CPN)

- SST25VF020-20-4C-QAE
- SST25VF020-20-4C-QAE-CC004
- SST25VF020-20-4C-QAE-CC004-T
- SST25VF020-20-4C-QAE-T
- SST25VF020-20-4C-SAE
- SST25VF020-20-4C-SAE-T
- SST25VF020-20-4E-SAE
- SST25VF020-20-4E-SAE-T
- SST25VF020-20-4I-QAE
- SST25VF020-20-4I-QAE-T
- SST25VF020-20-4I-SAE
- SST25VF020-20-4I-SAE-T