

Product Change Notification / SYST-15UJOP885

Date:

16-Mar-2023

Product Category:

32-bit Microcontrollers

PCN Type:

Document Change

Notification Subject:

ERRATA - PIC32CM MC00 Family Silicon Errata and Data Sheet Clarifications

Affected CPNs:

SYST-15UJOP885_Affected_CPN_03162023.pdf SYST-15UJOP885_Affected_CPN_03162023.csv

Notification Text:

SYST-15UJOP885

Microchip has released a new Errata for the PIC32CM MC00 Family Silicon Errata and Data Sheet Clarifications of devices. If you are using one of these devices please read the document located at PIC32CM MC00 Family Silicon Errata and Data Sheet Clarifications.

Notification Status: Final

Description of Change:

This revision contains numerous typographical updates throughout the document along with the updates listed here. Obsolete Data Sheet Clarifications were removed for this revision.

- The following Errata were added in this revision:
- SERCOM USART: 1.6.1 LIN Host Delays
- SERCOM USART: 1.6.2 Two stop bits mode in LIN Host
- OSC48M: 1.7.1 Start-Up

Impacts to Data Sheet: None

Reason for Change: To Improve Productivity **Change Implementation Status:** Complete

Date Document Changes Effective: 16 Mar 2023

NOTE: Please be advised that this is a change to the document only the product has not been changed. Markings to Distinguish Revised from Unrevised Devices: :N/A
Attachments: PIC32CM MC00 Family Silicon Errata and Data Sheet Clarifications

Terms and Conditions:

If you wish to <u>receive Microchip PCNs via email</u> please register for our PCN email service at our <u>PCN</u> home page select register then fill in the required fields. You will find instructions about registering for Microchips PCN email service in the <u>PCN FAQ</u> section.

Please contact your local Microchip sales office with questions or concerns regarding this notification.

If you wish to <u>change your PCN profile, including opt out,</u> please go to the <u>PCN home page</u> select login and sign into your myMicrochip account. Select a profile option from the left navigation bar and make the applicable selections.

Affected Catalog Part Numbers (CPN)

PIC32CM1216MC00032-E/RTB

PIC32CM6408MC00032-E/RTB

PIC32CM1216MC00032-E/PT

PIC32CM6408MC00032-E/PT

PIC32CM1216MC00048-E/U5B

PIC32CM6408MC00048-E/U5B

PIC32CM1216MC00048-E/Y8X

PIC32CM6408MC00048-E/Y8X

PIC32CM1216MC00032-I/RTB

PIC32CM6408MC00032-I/RTB

PIC32CM1216MC00032-I/PT

PIC32CM6408MC00032-I/PT

PIC32CM1216MC00048-I/U5B

PIC32CM1216MC00048-I/U5BESU

PIC32CM6408MC00048-I/U5B

PIC32CM1216MC00048-I/Y8X

PIC32CM6408MC00048-I/Y8X

PIC32CM1216MC00032T-I/RTB

PIC32CM6408MC00032T-I/RTB

PIC32CM1216MC00032T-I/PT

PIC32CM6408MC00032T-I/PT

PIC32CM1216MC00048T-I/U5B

PIC32CM1216MC00048T-I/U5BESU

PIC32CM6408MC00048T-I/U5B

PIC32CM6408MC00048T-I/U5BS2

PIC32CM1216MC00048T-I/Y8X

PIC32CM6408MC00048T-I/Y8X

PIC32CM1216MC00032T-E/RTB

PIC32CM6408MC00032T-E/RTB

PIC32CM1216MC00032T-E/RTBV01

PIC32CM1216MC00032T-E/PT

PIC32CM6408MC00032T-E/PT

PIC32CM1216MC00048T-E/U5B

PIC32CM6408MC00048T-E/U5B

PIC32CM1216MC00048T-E/Y8X

PIC32CM6408MC00048T-E/Y8X

PIC32CM MC00

PIC32CM MC00 Family Silicon Errata and Data Sheet Clarifications

PIC32CM MC00 Family Errata

The PIC32CM MC00 family of devices that you have received conforms functionally to the current Device Data Sheet (DS60001638), except for the anomalies described in this document.

The silicon issues discussed in the following pages are for silicon revisions with the Device and Revision IDs listed in the following table.

The errata described in this document will be addressed in future revisions of the PIC32CM MC00 family of devices.

Note: This document summarizes all silicon errata issues from all revisions of silicon, previous as well as current.

Data Sheet clarifications and corrections (if applicable) are located in Data Sheet Clarifications, following the discussion of silicon issues.

Table 1. PIC32CM MC00 Family Silicon Device Identification

Devices	Device ID (DID[31:0])	Silicon Revision ID (DID.REVISION[3:0])		
		A1	A2	
PIC32CM1216MC00032	0x11070x00	0x0	0x1	
PIC32CM6408MC00032	0x11070x01	0x0	0x1	
PIC32CM1216MC00048	0x11070x06	0x0	0x1	
PIC32CM6408MC00048	0x11070x07	0x0	0x1	

Note:

1. Refer to the "Device Service Unit" chapter in the current Device Data Sheet (DS60001638) for a detailed information on Device Identification and Revision IDs for a specific device.

Silicon Errata Summary

		Errata		Affected	Revisions
Module	Feature	Number	Issue Summary	A1	A2
NVMCTRL	DATA FLASH	1.1.1	CPU writes to any memory or register while a write or erase operation is ongoing in the Data Flash address space will stall the AHB bus for the duration of the write or erase operation. CPU reads are not impacted.	х	
NVMCTRL	CEHL	1.1.2	The CEHL feature is not functional.	Х	
SERCOM I ² C	Repeated Start	1.2.1	For Host Write operations (excluding High-Speed mode) in 10-bit addressing mode, writing CTRLB.CMD = 0x1 does not correctly issue a Repeated Start command.	х	Х
SERCOM I ² C	Repeated Start	1.2.2	For High-Speed Host Write operations, writing CTRLB.CMD = 0x1 issues a STOP command instead of a Repeated Start, making repeated start not possible in that mode.		Х
SERCOM I ² C	NACK and Repeated Start	1.2.3	For High-Speed Host Read operations, sending a NACK (CTRLB.CMD = 0x2) forces a STOP to be issued, making repeated start not possible in that mode.		х
SERCOM 12C	RXNACK	1.2.4	The RXNACK status bit is invalid during the first DRDY interrupt.	Х	Х
OSCCTRL	FDPLL Unlock	1.3.1	Spurious DPLL unlocks may be detected during operation.	Х	Х
OSCCTRL	FDPLL ONDEMAND	1.3.2	The FDPLL96M On Demand mode (DPLLCTRLA.ONDEMAND = 1) is not functional in Standby Sleep mode.	х	Х
AC	INTREF	1.4.1	For AC reference voltage do not use the INTREF.	Х	Х
PDEC	STATUS	1.5.1	When the INTFLAG.ERR is rising the associated STATUS.xERR is set after a delay.	Х	Х
PDEC	STATUS	1.5.2	When the INTFLAG.DIR is rising the associated STATUS.DIR is set after a delay.	Х	Х
PDEC	HALL MODE	1.5.3	In Hall mode, a spurious WINERR can be reported at start command or when leaving standby.	Х	Х
PDEC	HALL MODE	1.5.4	In Hall mode, when rotation is very slow or stopped then several WINERR interrupts can occur.	Х	Х
SERCOM USART	LIN Host Delays	1.6.1	In SERCOM USART LIN Host mode, when break, sync, and identifier fields are automatically transmitted when data is written with the identifier, the LIN Host Header Delay between the sync and the ID transmission fields is not correct.	х	Х
SERCOM USART	Two stop bits mode in LIN Host	1.6.2	Two stop bits mode is not supported in SERCOM USART LIN Host mode when break, sync, and identifier fields are automatically transmitted when data is written with the identifier.	х	Х
OSC48M	Start-Up	1.7.1	In some very rare cases, the OSC48M internal oscillator may not start at power-up or may not re-start during runtime after having been turned off manually or automatically by the system.	Х	Х

Table of Contents

PIC	32CM	MC00 Family Errata	1
	Silico	n Errata Summary	2
1.	PIC32	2CM MC00 Errata Issues	4
	1.1.	Non-Volatile Memory Controller (NVMCTRL)	
	1.2.	SERCOM I ² C	4
	1.3.	OSCCTRL	5
	1.4.	AC	6
	1.5.	PDEC	6
	1.6.	SERCOM USART	7
	1.7.	OSC48M	8
2.	Data	Sheet Clarifications	9
3.	Appe	ndix A: Revision History	. 10
The	e Micro	chip Website	. 11
Pro	duct C	hange Notification Service	11
Cu	stomer	Support	. 11
Mic	rochip	Devices Code Protection Feature	. 11
Leç	gal Not	ice	. 12
Tra	demar	ks	. 12
Qu	ality Ma	anagement System	. 13
Wo	rldwide	e Sales and Service	14

1. PIC32CM MC00 Errata Issues

The following issues apply to the PIC32CM MC00 family of devices.

1.1 Non-Volatile Memory Controller (NVMCTRL)

1.1.1 DATA FLASH

CPU writes to any memory or register while a write or erase operation is ongoing in the Data Flash address space will stall the AHB bus for the duration of the write or erase operation. CPU reads are not impacted.

The stall duration will be up to the maximum time of the Flash write or erase operation:

Page Write time: 2.5 ms Row Erase time: 6 ms Sector Erase time: 8 ms

Workaround

Perform Data Flash modify operations in a safe region of the application where CPU writes are not required.

Affected Silicon Revisions

A1	A2		
X			

1.1.2 CEHL

The Chip Erase Hard Lock (CEHL) feature is not functional and will not provide any code protection capabilities. The Secure Bit (SB) is not affected and can be used for code protection.

Workaround

None.

Affected Silicon Revisions

A1	A2		
X			

1.2 SERCOM I²C

1.2.1 Repeated Start

For Host Write operations (excluding High-Speed mode) in 10-bit Addressing mode, writing CTRLB.CMD = 0x1 does not correctly issue a Repeated Start command.

Workaround

Write the same 10-bit address with the same direction bit to the ADDR.ADDR register to generate a Repeated Start.

Affected Silicon Revisions

A1	A2		
X	X		

1.2.2 Repeated Start

For High-Speed Host Write operations, writing CTRLB.CMD = 0x1 issues a STOP command instead of a Repeated Start, making repeated start not possible in that mode.

Workaround

None

Affected Silicon Revisions

A1	A2		
X	X		

1.2.3 NACK and Repeated Start

For High-Speed Host Read operations, sending a NACK (CTRLB.CMD = 0x2) forces a STOP to be issued, making repeated start not possible in that mode.

Workaround

None.

Affected Silicon Revisions

A1	A2		
X	X		

1.2.4 RXNACK

The RXNACK status bit is invalid during the first DRDY interrupt.

Workaround

Use a software flag to track when to ignore RXNACK and reset this flag in the I2CS_AMATCH interrupt handler (workaround not applicable when AACKEN = 1).

Affected Silicon Revisions

А	.1	A2		
>	<	X		

1.3 OSCCTRL

1.3.1 FDPLL Unlock

When using FDPLL at temperatures below 25°C, spurious DPLL unlocks (OSCCTRL.DPLLSTATUS.LOCK = 0) may be detected while the FDPLL still adheres to the electrical characteristics metrics defined in section 43.16 of the data sheet. During these unlock periods, the DPLL output clock is halted and then restarts.

Workaround

When using FDPLL at temperatures below 25°C, enable the lock bypass (OSCCTRL.DPLLCTRLB.LBYPASS = 1) to avoid losing FDPLL clock output during a false unlock status. The workaround does not avoid false unlock indications, but it disables the gating of the FDPLL clock output by the lock status; therefore, the clock is issued even if the FDPLL status shows unlocked.

Pseudo Code

Set OSCCTRL.DPLLCTRLB.LBYPASS = 1

Set DPLLCTRLA.ENABLE = 1

Wait (OSCCTRL.DPLLSTATUS.CLKRDY = 1)

Set Source for GCLK with DPLL

Affected Silicon Revisions

A1	A2		
X	X		

1.3.2 FDPLL ONDEMAND

The FDPLL96M On Demand mode (DPLLCTRLA.ONDEMAND = 1) is not functional in Standby Sleep mode.

Workaround

Set the DPLLCTRLA.ONDEMAND = 0 which makes the FDPLL96M always run in Standby Sleep mode.

Affected Silicon Revisions

A1	A2		
X	X		

1.4 AC

1.4.1 INTREF

When using the AC module, do not use the INTREF (AC.COMPCTRLx.MUXNEG = INTREF) as an internal reference voltage.

Workaround

Use the DAC (AC.COMPCTRLx.MUXNEG = DAC) for the internal reference of the AC module.

Affected Silicon Revisions

A1	A2		
X	X		

1.5 PDEC

1.5.1 STATUS

When the INTFLAG.ERR is rising the associated STATUS.xERR is set after a delay.

Workaround

Poll the STATUS register until the ERR bit is set.

Affected Silicon Revisions

A1	A2		
Х	X		

1.5.2 STATUS

When the INTFLAG.DIR is rising the associated STATUS.DIR is set after a delay. It is not recommended to use the INTFLAG.DIR and STATUS.DIR in conjunction with each other.

Workaround

None.

Affected Silicon Revisions

A1	A2		
Х	X		

1.5.3 HALL MODE

In Hall mode, a spurious WINERR can be reported at the Start command or when leaving standby.

Workaround

Ignore WINERR in Hall mode at the Start command or when leaving standby.

Affected Silicon Revisions

A1	A2		
Χ	X		

1.5.4 HALL MODE

In Hall mode, when rotation is very slow or stopped several WINERR interrupts can occur.

Workaround

When a stop or low speed is indicated by the WINERR interrupt, disable the Hall error interrupts until the error condition has disappeared.

Affected Silicon Revisions

A1	A2		
Х	X		

1.6 SERCOM USART

1.6.1 LIN Host Delays

In SERCOM USART LIN Host mode (CTRLA.FORM = 0x2), when break, sync, and identifier fields are automatically transmitted when data is written with the identifier (CTRLB.LINCMD = 0x2), the LIN Host Header Delay between the sync and the ID transmission fields is not correct for the following cases:

- CTRLC.HDRDLY = 0x2: Where the delay between sync and ID transmission fields is 8-bit time instead of 4-bit time.
- CTRLC.HDRDLY = 0x3: Where the delay between sync and ID transmission fields is 14-bit time instead of 4-bit time.

Workaround

None.

Affected Silicon Revisions

A1	A2		
X	X		

1.6.2 Two stop bits mode in LIN Host

Two Stop Bits mode (CTRLB.SBMODE = 0x1) is not supported in SERCOM USART LIN Host mode (CTRLA.FORM = 0x2) when break, sync, and identifier fields are automatically transmitted when data is written with the identifier (CTRLB.LINCMD = 0x2). One stop bit is only supported.

Workaround

None.

Affected Silicon Revisions

A1	A2		
Х	X		

1.7 OSC48M

1.7.1 Start-Up

In some very rare cases, the OSC48M internal oscillator may not start at power-up or may not re-start during runtime after having been turned off manually or automatically by the system.

Workaround

Failures at power-up can be solved by power cycling the unit.

Failures at runtime can be addressed by keeping the OSC48M always enabled (OSC48MCTRL.ENABLE = 1, OSC48MCTRL.ONDEMAND = 0, OSC48MCTRL.RUNSTDBY = 1).

Affected Silicon Revisions

A1	A2		
X	X		

2. **Data Sheet Clarifications**

The following typographic corrections and clarifications are to be noted for the latest version of the device data sheet (DS60001638D):

Note: Corrections in tables, registers, and text are shown in bold. Where possible, the original bold text formatting has been removed for clarity.

There are no data sheet clarifications to report.

3. Appendix A: Revision History

Revision F - 03/2023

This revision contains numerous typographical updates throughout the document along with the updates listed here.

Obsolete Data Sheet Clarifications were removed for this revision.

- · The following Errata were added in this revision:
 - SERCOM USART: 1.6.1 LIN Host Delays
 - SERCOM USART: 1.6.2 Two stop bits mode in LIN Host
 - OSC48M: 1.7.1 Start-Up

Revision E - 06/2021

This revision contains numerous typographical updates throughout the document along with the updates listed here.

The I²C, SPI and I²S standards use the terminology "Master" and "Slave". The equivalent Microchip terminology used in this document is "Host" and "Client" respectively.

- · The following Errata were added in this revision:
 - SERCOM I²C: 1.2.4 RXNACK
 - PDEC: STATUS 1.5.1
 - PDEC: STATUS 1.5.2
 - PDEC: HALL MODE 1.5.3
 - PDEC: HALL MODE 1.5.4
- · The following Data Sheet Clarifications were added:
 - Absolute Maximum Ratings
 - Internal 48MHz RC Oscillator (OSC48M)
 - I/O Pin Electrical Characteristics
 - SERCOM SPI Host/Client

Revision D - 04/2021

This revision contains numerous typographical updates throughout the document along with the updates listed here.

The I²C, SPI and I²S standards use the terminology "Master" and "Slave". The equivalent Microchip terminology used in this document is "Host" and "Client" respectively.

Errata

- · The following Errata were added in this revision:
 - AC: INTREF 1.4.1
 - OSCCTRL: FDPLL ONDEMAND 1.3.2

Revision C - 02/2021

The following update was performed for this revision:

Added Silicon Issue OSCCTRL FDPLL Unlock 1.3.1

Revision B - 11/2020

The following updates were performed for this revision:

- Updated Silicon Die Revision from A0 to A1
- Updated the errata numbering schema

Revision A - 07/2020

This is the initial released version of this document.

The Microchip Website

Microchip provides online support via our website at www.microchip.com/. This website is used to make files and information easily available to customers. Some of the content available includes:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip design partner program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

Product Change Notification Service

Microchip's product change notification service helps keep customers current on Microchip products. Subscribers will receive email notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, go to www.microchip.com/pcn and follow the registration instructions.

Customer Support

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Embedded Solutions Engineer (ESE)
- Technical Support

Customers should contact their distributor, representative or ESE for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in this document.

Technical support is available through the website at: www.microchip.com/support

Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods being used in attempts to breach the code protection features of the Microchip devices. We believe that these methods require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Attempts to breach these code protection features, most likely, cannot be accomplished without violating Microchip's intellectual property rights.
- Microchip is willing to work with any customer who is concerned about the integrity of its code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is "unbreakable." Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Errata DS80000905F-page 11 © 2023 Microchip Technology Inc.

Legal Notice

Information contained in this publication is provided for the sole purpose of designing with and using Microchip products. Information regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PackeTime, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, FlashTec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, Anyln, AnyOut, Augmented Switching, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, IdealBridge, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, Inter-Chip Connectivity, JitterBlocker, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SMART-I.S., storClad, SQI, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2023, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-6683-2136-2

Quality Management System

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.



Worldwide Sales and Service

AMERICAS	ASIA/PACIFIC	ASIA/PACIFIC	EUROPE
Corporate Office	Australia - Sydney	India - Bangalore	Austria - Wels
2355 West Chandler Blvd.	Tel: 61-2-9868-6733	Tel: 91-80-3090-4444	Tel: 43-7242-2244-39
Chandler, AZ 85224-6199	China - Beijing	India - New Delhi	Fax: 43-7242-2244-393
Tel: 480-792-7200	Tel: 86-10-8569-7000	Tel: 91-11-4160-8631	Denmark - Copenhagen
Fax: 480-792-7277	China - Chengdu	India - Pune	Tel: 45-4485-5910
Technical Support:	Tel: 86-28-8665-5511	Tel: 91-20-4121-0141	Fax: 45-4485-2829
www.microchip.com/support	China - Chongqing	Japan - Osaka	Finland - Espoo
Web Address:	Tel: 86-23-8980-9588	Tel: 81-6-6152-7160	Tel: 358-9-4520-820
www.microchip.com	China - Dongguan	Japan - Tokyo	France - Paris
Atlanta	Tel: 86-769-8702-9880	Tel: 81-3-6880- 3770	Tel: 33-1-69-53-63-20
Duluth, GA	China - Guangzhou	Korea - Daegu	Fax: 33-1-69-30-90-79
Tel: 678-957-9614	Tel: 86-20-8755-8029	Tel: 82-53-744-4301	Germany - Garching
Fax: 678-957-1455	China - Hangzhou	Korea - Seoul	Tel: 49-8931-9700
Austin, TX	Tel: 86-571-8792-8115	Tel: 82-2-554-7200	Germany - Haan
Tel: 512-257-3370	China - Hong Kong SAR	Malaysia - Kuala Lumpur	Tel: 49-2129-3766400
Boston	Tel: 852-2943-5100	Tel: 60-3-7651-7906	Germany - Heilbronn
Westborough, MA	China - Nanjing	Malaysia - Penang	Tel: 49-7131-72400
Tel: 774-760-0087	Tel: 86-25-8473-2460	Tel: 60-4-227-8870	Germany - Karlsruhe
Fax: 774-760-0088	China - Qingdao	Philippines - Manila	Tel: 49-721-625370
Chicago	Tel: 86-532-8502-7355	Tel: 63-2-634-9065	Germany - Munich
Itasca, IL	China - Shanghai	Singapore	Tel: 49-89-627-144-0
Tel: 630-285-0071	Tel: 86-21-3326-8000	Tel: 65-6334-8870	Fax: 49-89-627-144-44
Fax: 630-285-0075	China - Shenyang	Taiwan - Hsin Chu	Germany - Rosenheim
Dallas	Tel: 86-24-2334-2829	Tel: 886-3-577-8366	Tel: 49-8031-354-560
Addison, TX	China - Shenzhen	Taiwan - Kaohsiung	Israel - Ra'anana
Tel: 972-818-7423	Tel: 86-755-8864-2200	Tel: 886-7-213-7830	Tel: 972-9-744-7705
Fax: 972-818-2924	China - Suzhou	Taiwan - Taipei	Italy - Milan
Detroit	Tel: 86-186-6233-1526	Tel: 886-2-2508-8600	Tel: 39-0331-742611
Novi, MI	China - Wuhan	Thailand - Bangkok	Fax: 39-0331-466781
Tel: 248-848-4000	Tel: 86-27-5980-5300	Tel: 66-2-694-1351	Italy - Padova
Houston, TX	China - Xian	Vietnam - Ho Chi Minh	Tel: 39-049-7625286
Tel: 281-894-5983	Tel: 86-29-8833-7252	Tel: 84-28-5448-2100	Netherlands - Drunen
Indianapolis	China - Xiamen		Tel: 31-416-690399
Noblesville, IN	Tel: 86-592-2388138		Fax: 31-416-690340
Tel: 317-773-8323	China - Zhuhai		Norway - Trondheim
Fax: 317-773-5453	Tel: 86-756-3210040		Tel: 47-72884388
Tel: 317-536-2380			Poland - Warsaw
Los Angeles			Tel: 48-22-3325737
Mission Viejo, CA			Romania - Bucharest
Tel: 949-462-9523			Tel: 40-21-407-87-50
Fax: 949-462-9608			Spain - Madrid
Tel: 951-273-7800			Tel: 34-91-708-08-90
Raleigh, NC			Fax: 34-91-708-08-91
Tel: 919-844-7510			Sweden - Gothenberg
New York, NY			Tel: 46-31-704-60-40
Tel: 631-435-6000			Sweden - Stockholm
San Jose, CA			Tel: 46-8-5090-4654
Tel: 408-735-9110			UK - Wokingham
Tel: 408-436-4270			Tel: 44-118-921-5800
Canada - Toronto			Fax: 44-118-921-5820
Tel: 905-695-1980			
Fax: 905-695-2078			