

Product Change Notification / SYST-08CPY0472

Date:

10-Mar-2023

Product Category:

Power MOSFET Drivers

PCN Type:

Document Change

Notification Subject:

Data Sheet - MCP14A0901/2 - 9.0A MOSFET Driver with Low Threshold Input and Enable Data Sheet

Affected CPNs:

SYST-08CPY0472_Affected_CPN_03102023.pdf SYST-08CPY0472_Affected_CPN_03102023.csv

Notification Text:

SYST-08CPYO472

Microchip has released a new Datasheet for the MCP14A0901/2 - 9.0A MOSFET Driver with Low Threshold Input and Enable Data Sheet of devices. If you are using one of these devices please read the document located at MCP14A0901/2 - 9.0A MOSFET Driver with Low Threshold Input and Enable Data Sheet.

Notification Status: Final

Description of Change:

- Added automotive qualification to Features and examples to Product Identification System.
- Updated Absolute Maximum Ratings to better describe the part.
- Updated Section 5.0, Packaging Information.

Impacts to Data Sheet: See above details.

Reason for Change: To Improve Productivity Change Implementation Status: Complete

Date Document Changes Effective: 10 Mar 2023

NOTE: Please be advised that this is a change to the document only the product has not been changed.

Markings to Distinguish Revised from Unrevised Devices: N/A
Attachments:
MCP14A0901/2 - 9.0A MOSFET Driver with Low Threshold Input and Enable Data Sheet
Please contact your local Microchip sales office with questions or concerns regarding this notification.
Terms and Conditions:
If you wish to <u>receive Microchip PCNs via email</u> please register for our PCN email service at our <u>PCN</u> home page select register then fill in the required fields. You will find instructions about registering for Microchips PCN email service in the <u>PCN FAQ</u> section.
If you wish to <u>change your PCN profile, including opt out,</u> please go to the <u>PCN home page</u> select login and sign into your myMicrochip account. Select a profile option from the left navigation bar and make the applicable selections.

Affected Catalog Part Numbers (CPN)

MCP14A0901-E/MS

MCP14A0902-E/MS

MCP14A0901-E/MSVAO

MCP14A0902-E/MSVAO

MCP14A0901-E/SN

MCP14A0902-E/SN

MCP14A0901-E/SNVAO

MCP14A0902-E/SNVAO

MCP14A0901T-E/MNY

MCP14A0902T-E/MNY

MCP14A0901T-E/MNYVAO

MCP14A0902T-E/MNYVAO

MCP14A0901T-E/MS

MCP14A0902T-E/MS

MCP14A0901T-E/MSVAO

MCP14A0902T-E/MSVAO

MCP14A0901T-E/SN

MCP14A0902T-E/SN

MCP14A0901T-E/SNVAO

MCP14A0902T-E/SNVAO



MCP14A0901/2

9.0A MOSFET Driver with Low Threshold Input and Enable

Features

- · AEC-Q100 Qualified
- · High Peak Output Current: 9.0A (typical)
- Wide Input Supply Voltage Operating Range:
 - 4.5V to 18V
- Low Shoot-Through/Cross-Conduction Current in Output Stage
- · High Capacitive Load Drive Capability:
 - 10,000 pF in 24 ns (typical)
- Short Delay Times: 27 ns (t_{D1}), 27 ns (t_{D2}) (typical)
- Low Supply Current: 360 μA (typical)
- Low-Voltage Threshold Input and Enable with Hysteresis
- Latch-Up Protected: Withstands 500 mA Reverse Current
- · Space-Saving Packages:
 - 8-Lead MSOP
 - 8-Lead SOIC
 - 8-Lead 2 x 3 TDFN

Applications

- · Switch Mode Power Supplies
- · Pulse Transformer Drive
- · Line Drivers
- · Level Translator
- · Motor and Solenoid Drive


General Description

The MCP14A0901/2 devices are high-speed MOSFET drivers that are capable of providing up to 9.0A of peak current while operating from a single 4.5V to 18V supply. There are two output configurations available; inverting (MCP14A0901) and noninverting (MCP14A0902). These devices feature low shoot-through current, fast rise and fall times, and matched propagation delays which make them ideal for high switching frequency applications.

The MCP14A0901/2 family of devices offers enhanced control with Enable functionality. The active-high Enable pin can be driven low to drive the output of the MCP14A0901/2 low, regardless of the status of the Input pin. An integrated pull-up resistor allows the user to leave the Enable pin floating for standard operation.


These devices are highly latch-up resistant under any condition within their power and voltage ratings. They can accept up to 500 mA of reverse current being forced back into their outputs without damage or logic upset. All terminals are fully protected against electrostatic discharge (ESD) up to 2 kV (HBM) and 200V (MM).

Package Types



MCP14A0901/2

Functional Block Diagram



1.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings[†]

V _{DD} , Supply Voltage	+20V
V _{IN} , Input Voltage	(V _{DD} + 0.3V) to (GND - 0.3V)
V _{EN} , Enable Voltage	(V _{DD} + 0.3V) to (GND - 0.3V)
Package Power Dissipation (T _A = +50°C)	
8L MSOP	0.63 W
8L SOIC	1.00 W
8L 2 x 3 TDFN	1.86 W
ESD Protection on all pins ⁽¹⁾ :	
НВМ	±4 kV
MM	
CDM	±2 kV

Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational sections of this specification is not intended. Exposure to maximum rating conditions for extended periods may affect device reliability.

Note 1: Testing was performed per AEC-Q100 Standards. ESD CDM was tested on the 8L SOIC package. For additional information please contact your local Microchip sales office.

DC CHARACTERISTICS

Electrical Specifications: Unless otherwise noted, $T_A = +25^{\circ}C$, with $4.5V \le V_{DD} \le 18V$.								
Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions		
Input								
Input Voltage Range	V _{IN}	GND - 0.3V	_	V _{DD} + 0.3	V			
Logic '1' High Input Voltage	V _{IH}	2.0	1.6		V			
Logic '0' Low Input Voltage	V_{IL}		1.3	0.8	V			
Input Voltage Hysteresis	V _{HYST(IN)}		0.3	_	V			
Input Current	I _{IN}	-1	1	+1	μA	$0V \leq V_{IN} \leq V_{DD}$		
Enable								
Enable Voltage Range	V _{EN}	GND - 0.3V		$V_{DD} + 0.3$	V			
Logic '1' High Enable Voltage	V _{EH}	2.0	1.6		V			
Logic '0' Low Enable Voltage	V_{EL}		1.3	0.8	V			
Enable Voltage Hysteresis	V _{HYST(EN)}		0.3	_	V			
Enable Pin Pull-Up Resistance	R _{ENBL}		1.8		ΜΩ	V _{DD} = 18V, ENB = GND		
Enable Input Current	I _{EN}		10		μΑ	V _{DD} = 18V, ENB = GND		
Propagation Delay	t _{D3}	1	24	32	ns	V _{DD} = 18V, V _{EN} = 5V, see Figure 4-3, (Note 1)		
Propagation Delay	t _{D4}	1	24	32	ns	V _{DD} = 18V, V _{EN} = 5V, see Figure 4-3, (Note 1)		
Output								
High Output Voltage	V _{OH}	V _{DD} - 0.025	l	l	V	I _{OUT} = 0A		
Low Output Voltage	V _{OL}			0.025	V	I _{OUT} = 0A		
Output Resistance, High	R _{OH}	_	1	2	Ω	I _{OUT} = 10 mA, V _{DD} = 18V		
Output Resistance, Low	R _{OL}	_	0.7	1.7	Ω	I _{OUT} = 10 mA, V _{DD} = 18V		
Peak Output Current	I _{PK}	_	9.0	_	Α	V _{DD} = 18V (Note 1)		

Note 1: Tested during characterization, not production tested.

DC CHARACTERISTICS (CONTINUED)

Electrical Specifications: Unless otherwise noted, $T_A = +25^{\circ}C$, with $4.5V \le V_{DD} \le 18V$.								
Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions		
Latch-Up Protection Withstand Reverse Current	I _{REV}	0.5			Α	Duty cycle \leq 2%, t \leq 300 μ s (Note 1)		
Switching Time (Note 1)								
Rise Time	t _R	_	22	27	ns	V _{DD} = 18V, C _L = 10000 pF, see Figure 4-1, Figure 4-2		
Fall Time	t _F	_	22	27	ns	V _{DD} = 18V, C _L = 10000 pF, see Figure 4-1, Figure 4-2		
Delay Time	t _{D1}	_	24	32	ns	V _{DD} = 18V, V _{IN} = 5V, see Figure 4-1 and Figure 4-2		
	t _{D2}	_	24	32	ns	V _{DD} = 18V, V _{IN} = 5V, see Figure 4-1 and Figure 4-2		
Power Supply								
Supply Voltage	V_{DD}	4.5	_	18	V			
	I _{DD}	_	360	600	μA	V _{IN} = 3V, V _{EN} = 3V		
Davisa Comment	I _{DD}	_	360	600	μA	V _{IN} = 0V, V _{EN} = 3V		
Power Supply Current	I _{DD}		360	600	μA	$V_{IN} = 3V$, $V_{EN} = 0V$		
	I _{DD}	_	360	600	μA	$V_{IN} = 0V$, $V_{EN} = 0V$		

Note 1: Tested during characterization, not production tested.

DC CHARACTERISTICS (OVER OPERATING TEMPERATURE RANGE)

Electrical Specifications: Unless otherwise indicated, over the operating range with 4.5V ≤ V _{DD} ≤ 18V.								
Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions		
Input								
Input Voltage Range	V_{IN}	GND - 0.3V		$V_{DD} + 0.3$	V			
Logic '1' High Input Voltage	V_{IH}	2.0	1.6		V			
Logic '0' Low Input Voltage	V_{IL}		1.3	0.8	V			
Input Voltage Hysteresis	V _{HYST(IN)}		0.3		V			
Input Current	I _{IN}	-10	1	+10	μΑ	$0V \leq V_{IN} \leq V_{DD}$		
Enable								
Enable Voltage Range	V_{EN}	GND - 0.3V		$V_{DD} + 0.3$	V			
Logic '1' High Enable Voltage	V_{EH}	2.0	1.6		V			
Logic '0' Low Enable Voltage	V_{EL}		1.3	0.8	V			
Enable Voltage Hysteresis	V _{HYST(EN)}		0.3		V			
Enable Input Current	I _{EN}		10		μΑ	V _{DD} = 18V, ENB = GND		
Propagation Delay	t _{D3}	1	28	36	ns	V_{DD} = 18V, V_{EN} = 5V, T_A = +125°C, see Figure 4-3, (Note 1)		
Propagation Delay	t _{D4}	ı	28	36	ns	V_{DD} = 18V, V_{EN} = 5V, T_A = +125°C, see Figure 4-3, (Note 1)		
Output								
High Output Voltage	V_{OH}	V _{DD} - 0.025	_		V	DC Test		
Low Output Voltage	V_{OL}		1	0.025	V	DC Test		
Output Resistance, High	R _{OH}		_	2.3	Ω	$I_{OUT} = 10 \text{ mA}, V_{DD} = 18V$		
Output Resistance, Low	R_{OL}	_	_	2	Ω	I _{OUT} = 10 mA, V _{DD} = 18V		

Note 1: Tested during characterization, not production tested.

DC CHARACTERISTICS (OVER OPERATING TEMPERATURE RANGE) (CONTINUED)

Electrical Specifications: Unless otherwise indicated, over the operating range with $4.5V \le V_{DD} \le 18V$.								
Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions		
Switching Time (Note 1)								
Rise Time	t _R		27	32	ns	$V_{DD} = 18V, C_L = 10000 pF,$ $T_A = +125^{\circ}C, \text{ see Figure 4-1},$ Figure 4-2		
Fall Time	t _F	_	27	32	ns	$V_{DD} = 18V, C_L = 10000 \text{ pF},$ $T_A = +125^{\circ}C, \text{ see Figure 4-1},$ Figure 4-2		
Delay Time	t _{D1}	_	28	36	ns	V_{DD} = 18V, V_{IN} = 5V, T_A = +125°C, see Figure 4-1, Figure 4-2		
	t _{D2}	_	28	36	ns	V_{DD} = 18V, V_{IN} = 5V, T_A = +125°C, see Figure 4-1, Figure 4-2		
Power Supply								
Supply Voltage	V_{DD}	4.5	_	18	V			
	I _{DD}	_	_	750	uA	V _{IN} = 3V, V _{EN} = 3V		
Power Supply Current	I _{DD}			750	uA	V _{IN} = 0V, V _{EN} = 3V		
	I _{DD}	_		750	uA	V _{IN} = 3V, V _{EN} = 0V		
	I _{DD}		_	750	uA	V _{IN} = 0V, V _{EN} = 0V		

Note 1: Tested during characterization, not production tested.

TEMPERATURE CHARACTERISTICS

Electrical Specifications: Unless otherwise noted, all parameters apply with $4.5V \le V_{DD} \le 18V$								
Parameter	Sym.	Min.	Тур.	Max.	Units	Comments		
Temperature Ranges								
Specified Temperature Range	T _A	-40	_	+125	°C			
Maximum Junction Temperature	T_J	_	_	+150	°C			
Storage Temperature Range	T _A	-65	_	+150	°C			
Package Thermal Resistances								
Junction-to-Ambient Thermal Resistance, 8LD MSOP	θ_{JA}	_	158	_	°C/W	Note 1		
Junction-to-Ambient Thermal Resistance, 8LD SOIC	θ_{JA}	_	99.8	_	°C/W	Note 1		
Junction-to-Ambient Thermal Resistance, 8LD TDFN	θ_{JA}	_	53.7	_	°C/W	Note 1		
Junction-to-Top Characterization Parameter, 8LD MSOP	Ψ_{JT}	_	2.4	_	°C/W	Note 1		
Junction-to-Top Characterization Parameter, 8LD SOIC	Ψ_{JT}	_	5.9	_	°C/W	Note 1		
Junction-to-Top Characterization Parameter, 8LD TDFN	Ψ_{JT}	_	0.5	_	°C/W	Note 1		
Junction-to-Board Characterization Parameter, 8LD MSOP	Ψ_{JB}	_	115.2	_	°C/W	Note 1		
Junction-to-Board Characterization Parameter, 8LD SOIC	Ψ_{JB}	_	64.8	_	°C/W	Note 1		
Junction-to-Board Characterization Parameter, 8LD TDFN	Ψ_{JB}	_	24.4	_	°C/W	Note 1		

Note 1: Parameter is determined using High K 2S2P 4-Layer board as described in JESD 51-7, as well as JESD 51-5 for packages with exposed pads.

2.0 TYPICAL PERFORMANCE CURVES

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.




FIGURE 2-1: Rise Time vs. Supply Voltage.




FIGURE 2-2: Rise Time vs. Capacitive Load.




FIGURE 2-3: Fall Time vs. Supply Voltage.




FIGURE 2-4: Fall Time vs. Capacitive Load.




FIGURE 2-5: Rise and Fall Time vs. Temperature.




FIGURE 2-6: Crossover Current vs. Supply Voltage.




FIGURE 2-7: Input Propagation Delay vs. Supply Voltage.




FIGURE 2-8: Input Propagation Delay Time vs. Input Amplitude.




FIGURE 2-9: Input Propagation Delay vs. Temperature.




FIGURE 2-10: Enable Propagation Delay vs. Supply Voltage.




FIGURE 2-11: Enable Propagation Delay Time vs. Enable Voltage Amplitude.




FIGURE 2-12: Enable Propagation Delay vs. Temperature.

MCP14A0901/2




FIGURE 2-13: Quiescent Supply Current vs. Supply Voltage.




FIGURE 2-14: Quiescent Supply Current vs. Temperature.




FIGURE 2-15: Input Threshold vs. Temperature.




FIGURE 2-16: Input Threshold vs. Supply Voltage.




FIGURE 2-17: Enable Threshold vs. Temperature.




FIGURE 2-18: Enable Threshold vs. Supply Voltage.




FIGURE 2-19: Output Resistance (Output High) vs. Supply Voltage.




FIGURE 2-20: Output Resistance (Output Low) vs. Supply Voltage.




FIGURE 2-21: Supply Current vs. Capacitive Load ($V_{DD} = 18V$).




FIGURE 2-22: Supply Current vs. Capacitive Load ($V_{DD} = 12V$).




FIGURE 2-23: Supply Current vs. Capacitive Load ($V_{DD} = 6V$).




FIGURE 2-24: Supply Current vs. Frequency $(V_{DD} = 18V)$.

MCP14A0901/2




FIGURE 2-25: Supply Current vs. Frequency $(V_{DD} = 12V)$.




FIGURE 2-26: Supply Current vs. Frequency $(V_{DD} = 6V)$.




FIGURE 2-27: Enable Current vs. Supply Voltage.

3.0 PIN DESCRIPTIONS

The descriptions of the pins are listed in Table 3-1.

TABLE 3-1: PIN FUNCTION TABLE

MCP14	A0901/2	Comple at	Description	
8L MSOP/SOIC	8L 2 x 3 TDFN	Symbol	Description	
1	1	V_{DD}	Supply Input	
2	2	IN	Control Input	
3	3	EN	Device Enable	
4	4	GND	Power Ground	
5	5	GND	Power Ground	
6	6	OUT/OUT	Push-Pull Output	
7	7	OUT/OUT	Push-Pull Output	
8	8	V_{DD}	Supply Input	
_	EP	EP	Exposed Thermal Pad (GND)	

3.1 Supply Input Pin (V_{DD})

 V_{DD} is the bias supply input for the MOSFET driver and has a voltage range of 4.5V to 18V. This input must be decoupled to ground with a local capacitor. This bypass capacitor provides a localized low-impedance path for the peak currents that are provided to the load.

3.2 Control Input Pin (IN)

The MOSFET driver Control Input is a high-impedance input featuring low threshold levels. The Input also has hysteresis between the high and low input levels, allowing them to be driven from slow rising and falling signals and to provide noise immunity.

3.3 Device Enable Pin (EN)

The MOSFET driver Device Enable is a high-impedance input featuring low threshold levels. The Enable input also has hysteresis between the high and low input levels, allowing them to be driven from slow rising and falling signals and to provide noise immunity. Driving the Enable pin below the threshold will disable the output of the device, pulling OUT/OUT low, regardless of the status of the Input pin. Driving the Enable pin above the threshold allows normal operation of the OUT/OUT pin based on the status of the Input pin. The Enable pin utilizes an internal pull up resistor, allowing the pin to be left floating for standard driver operation.

3.4 Power Ground Pin (GND)

GND is the device return pin for the input and output stages. The GND pin should have a low-impedance connection to the bias supply source return. When the capacitive load is being discharged, high peak currents will flow through the ground pin.

3.5 Output Pin (OUT, OUT)

The Output is a CMOS push-pull output that is capable of sourcing and sinking 9.0A of peak current (V_{DD} = 18V). The low output impedance ensures the gate of the external MOSFET stays in the intended state even during large transients. This output also has a reverse current latch-up rating of 500 mA.

3.6 Exposed Metal Pad Pin (EP)

The exposed metal pad of the DFN package is internally connected to GND. Therefore, this pad should be connected to a Ground plane to aid in heat removal from the package.

4.0 APPLICATION INFORMATION

4.1 General Information

MOSFET drivers are high-speed, high-current devices which are intended to source/sink high-peak currents to charge/discharge the gate capacitance of external MOSFETs or Insulated-Gate Bipolar Transistors (IGBTs). In high-frequency switching power supplies, the Pulse-Width Modulation (PWM) controller may not have the drive capability to directly drive the power MOSFET. A MOSFET driver such as the MCP14A0901/2 family can be used to provide additional source/sink current capability.

4.2 MOSFET Driver Timing

The ability of a MOSFET driver to transition from a fully OFF state to a fully ON state is characterized by the driver's rise time (t_R), fall time (t_F) and propagation delays (t_{D1} and t_{D2}). Figure 4-1 and Figure 4-2 show the test circuit and timing waveform used to verify the MCP14A0901/2 timing.




FIGURE 4-1: Inverting Driver Timing Waveform.




FIGURE 4-2: Noninverting Driver Timing Waveform.

4.3 Enable Function

The Enable pin (EN) provides additional control of the Output pin (OUT). This pin is active high and is internally pulled up to V_{DD} so that the pin can be left floating to provide standard MOSFET driver operation.

When the Enable pin's input voltage is above the Enable pin high voltage threshold, (V_{EN_H}) , the output is enabled and allowed to react to the status of the Input pin. However, when the voltage applied to the Enable pin falls below the low threshold voltage (V_{EN_L}) , the driver's output is disabled and does not respond to changes in the status of the Input pin. When the driver is disabled, the output is pulled down to a low state. Refer to Table 4-1 for Enable pin logic. The threshold voltage levels for the Enable pin are similar to the threshold voltage levels of the Input pin. Hysteresis is provided to help increase the noise immunity of the enable function, avoiding false triggers of the enable signal during driver switching.

There are propagation delays associated with the driver receiving an enable signal and the output reacting. These propagation delays, t_{D3} and t_{D4} , are graphically represented in Figure 4-3.

TABLE 4-1: ENABLE PIN LOGIC

ENB	IN	MCP14A0901 OUT	MCP14A0902 OUT
Н	Н	L	Н
Н	L	Н	L
L	Х	L	L




FIGURE 4-3: Enable Timing Waveform.

4.4 Decoupling Capacitors

Careful PCB layout and decoupling capacitors are required when using power MOSFET drivers. Large currents are required to charge and discharge capacitive loads quickly. For example, approximately 720 mA are needed to charge a 1000 pF load with 18V in 25 ns.

To operate the MOSFET driver over a wide frequency range with low supply impedance, it is recommended to place 1.0 μF and 0.1 μF low ESR ceramic capacitors in parallel between the driver V_{DD} and GND. These capacitors should be placed close to the driver to minimize circuit board parasitics and provide a local source for the required current.

4.5 PCB Layout Considerations

Proper Printed Circuit Board (PCB) layout is important in high-current, fast-switching circuits to provide proper device operation and robustness of design. Improper component placement may cause errant switching, excessive voltage ringing or circuit latch-up. The PCB trace loop length and inductance should be minimized by the use of ground planes or traces under the MOSFET gate drive signal. Separate analog and power grounds and local driver decoupling should also be used.

Placing a ground plane beneath the MCP14A0901/2 devices will help as a radiated noise shield, as well as providing some heat sinking for power dissipated within the device.

4.6 Power Dissipation

The total internal power dissipation in a MOSFET driver is the summation of three separate power dissipation elements as shown in Equation 4-1.

EQUATION 4-1:

$$P_T = P_L + P_Q + P_{CC}$$

Where:

P_T = Total power dissipation
 P_L = Load power dissipation
 P_Q = Quiescent power dissipation
 P_{CC} = Operating power dissipation

4.6.1 CAPACITIVE LOAD DISSIPATION

The power dissipation caused by a capacitive load is a direct function of the frequency, total capacitive load and supply voltage. The power lost in the MOSFET driver for a complete charging and discharging cycle of a MOSFET is shown in Equation 4-2.

EQUATION 4-2:

$$P_L = f \times C_T \times V_{DD}^2$$

Where:

f = Switching frequency $C_T = Total load capacitance$

 V_{DD} = MOSFET driver supply voltage

4.6.2 QUIESCENT POWER DISSIPATION

The power dissipation associated with the quiescent current draw depends on the state of the Input and Enable pins. See Section 1.0 "Electrical Characteristics" for typical quiescent current draw values in different operating states. The quiescent power dissipation is shown in Equation 4-3.

EQUATION 4-3:

$$P_Q = (I_{QH} \times D + I_{QL} \times (1-D)) \times V_{DD}$$

Where:

I_{QH} = Quiescent current in the High state

D = Duty cycle

I_{QL} = Quiescent current in the Low state

 V_{DD} = MOSFET driver supply voltage

MCP14A0901/2

4.6.3 OPERATING POWER DISSIPATION

The operating power dissipation occurs each time the MOSFET driver output transitions because, for a very short period of time, both MOSFETs in the output stage are in ON state simultaneously. This cross-conduction current leads to a power dissipation described in Equation 4-4.

EQUATION 4-4:

 $P_{CC} = V_{DD} \times I_{CO}$

Where:


I_{CO} = Crossover current

 V_{DD} = MOSFET driver supply voltage

5.0 PACKAGING INFORMATION


5.1 Package Marking Information














8-Lead TDFN (2 x 3)



Device	Code
MCP14A0901T-E/MNY(VAO)	EM1
MCP14A0902T-E/MNY(VAO)	EM2

Note: Applies to 8-Lead 2 x 3 TDFN





Legend: XX...X Product Code or Customer-specific information

Y Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')
NNN Alphanumeric traceability code

(e3) Pb-free JEDEC designator for Matte Tin (Sn)


This package is Pb-free. The Pb-free JEDEC designator (@3)

can be found on the outer packaging for this package.

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information. Package may or not include the corporate logo.

8-Lead Plastic Micro Small Outline Package (MS) - 3x3 mm Body [MSOP]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-111-MS Rev F Sheet 1 of 2

8-Lead Plastic Micro Small Outline Package (MS) - 3x3 mm Body [MSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



		MILLIMETERS				
	Dimension Limits	MIN	NOM	MAX		
Number of Terminals	N		8			
Pitch	е		0.65 BSC			
Overall Height	A	_	_	1.10		
Standoff	A1	0.00	_	0.15		
Molded Package Thickness	A2	0.75	0.85	0.95		
Overall Length	D		3.00 BSC			
Overall Width	E	4.90 BSC				
Molded Package Width	E1		3.00 BSC			
Terminal Width	b	0.22	_	0.40		
Terminal Thickness	С	0.08	_	0.23		
Terminal Length	L	0.40	0.60	0.80		
Footprint	L1		0.95 REF			
Lead Bend Radius	R	0.07	_	_		
Lead Bend Radius	R1	0.07	_	_		
Foot Angle	θ	0°	_	8°		
Mold Draft Angle	θ1	5°	_	15°		

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.
- 3. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-111-MS Rev F $\,$ Sheet 2 of 2 $\,$

8-Lead Plastic Micro Small Outline Package (MS) - 3x3 mm Body [MSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	N	<i>I</i> ILLIMETER	S	
Dimension	MIN	NOM	MAX	
Contact Pitch E		0.65 BSC		
Contact Pad Spacing	С		4.40	
Contact Pad Width (X8)	Х			0.45
Contact Pad Length (X8)	Υ			1.45
Contact Pad to Contact Pad (X4)	G1	2.95		
Contact Pad to Contact Pad (X6)	GX	0.20		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-2111-MS Rev F

8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 ln.) Body [SOIC]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing No. C04-057-SN Rev K Sheet 1 of 2

8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 ln.) Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS			
Dimension Limits		MIN	NOM	MAX	
Number of Pins	N		8		
Pitch	е		1.27 BSC		
Overall Height	Α	-	_	1.75	
Molded Package Thickness	A2	1.25	_	-	
Standoff §	A1	0.10 - 0.25			
Overall Width	E	6.00 BSC			
Molded Package Width	E1	3.90 BSC			
Overall Length	D	4.90 BSC			
Chamfer (Optional)	h	0.25	_	0.50	
Foot Length		0.40	_	1.27	
Footprint	L1	1.04 REF			
Lead Thickness	С	0.17 – 0.2		0.25	
Lead Width	b	0.31 – 0.5		0.51	
Lead Bend Radius	R	0.07 – –		_	
Lead Bend Radius R1		0.07	_	_	
Foot Angle θ		0°	_	8°	
Mold Draft Angle	θ1	1 5° –		15°	
Lead Angle	θ2	0°	_	_	

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.


REF: Reference Dimension, usually without tolerance, for information purposes only.

5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing No. C04-057-SN Rev K Sheet 2 of 2

8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 ln.) Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS			
Dimension Limits		MIN	NOM	MAX
Contact Pitch	Е	1.27 BSC		
Contact Pad Spacing	С		5.40	
Contact Pad Width (X8)	X1			0.60
Contact Pad Length (X8)	Y1			1.55

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-2057-SN Rev K

8-Lead Plastic Dual Flat, No Lead Package (MNY) – 2x3x0.8 mm Body [TDFN] With 1.4x1.3 mm Exposed Pad (JEDEC Package type WDFN)


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing No. C04-129-MNY Rev E Sheet 1 of 2

8-Lead Plastic Dual Flat, No Lead Package (MNY) – 2x3x0.8 mm Body [TDFN] With 1.4x1.3 mm Exposed Pad (JEDEC Package type WDFN)

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS			
Dimension	Dimension Limits		NOM	MAX	
Number of Pins	N		8		
Pitch	е		0.50 BSC		
Overall Height	Α	0.70 0.75 0.80			
Standoff	A1	0.00	0.02	0.05	
Contact Thickness	A3	0.20 REF			
Overall Length	D	2.00 BSC			
Overall Width	Е	3.00 BSC			
Exposed Pad Length	D2	1.35 1.40 1.45			
Exposed Pad Width	E2	1.25 1.30 1.35		1.35	
Contact Width	b	0.20 0.25 0.30		0.30	
Contact Length	L	0.25 0.30 0.45			
Contact-to-Exposed Pad	act-to-Exposed Pad K 0.20			-	

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package may have one or more exposed tie bars at ends.
- 3. Package is saw singulated
- 4. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing No. C04-129-MNY Rev E Sheet 2 of 2

8-Lead Plastic Dual Flat, No Lead Package (MNY) – 2x3x0.8 mm Body [TDFN] With 1.4x1.3 mm Exposed Pad (JEDEC Package type WDFN)

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch E		0.50 BSC		
Optional Center Pad Width	X2			1.60
Optional Center Pad Length	Y2	1.50		
Contact Pad Spacing	С		2.90	
Contact Pad Width (X8)	X1			0.25
Contact Pad Length (X8)	Y1			0.85
Thermal Via Diameter	V		0.30	
Thermal Via Pitch	EV		1.00	·

Notes:

- Dimensioning and tolerancing per ASME Y14.5M
 BSC: Basic Dimension. Theoretically exact value shown without tolerances.
- 2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing No. C04-129-MNY Rev. B

APPENDIX A: REVISION HISTORY

Revision B (March 2023)

- Added automotive qualification to Features and examples to Product Identification System.
- Updated Absolute Maximum Ratings to better describe the part.
- Updated Section 5.0, Packaging Information.

Revision A (March 2019)

• Original release of this document.

M	CP'	14	ΔΩ	19	01	12
IVI	U F	14	MU	J	V I	

NOTES:

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO. [X]() -x (xxixi xxx	Examples:
Device Tape and	Reel Temperature Package Qualification Range	a) MCP14A0901T-E/MS: Tape and Reel, Extended temperature, 8LD MSOP package
Device:	MCP14A0901: High-Speed MOSFET Driver High-Speed MOSFET Driver	b) MCP14A0901-E/MS: Tube Extended temperature, 8LD MSOP package c) MCP14A0902T-E/SN: Tape and Reel, Extended temperature, 8LD SOIC package
Tape and Reel Option:	(Blank) = Standard Packaging (tube or tray), 100/Tu T = Tape and Reel ⁽¹⁾ , 2500 (MS) or 3300(MN) SN)/Reel	be
Temperature Range:	E = -40°C to +125°C (Extended)	e) MCP14A0902T-E/MNY: Tape and Reel, Extended temperature, 8LD TDFN package
Package:	MS = 8-Lead Plastic Micro Small Outline Packag (MSOP) SN = 8-Lead Plastic Small Outline - Narrow, 3.96 Body (SOIC) MNY = 8-Lead Plastic Dual Flat, No Lead Packag 2 x 3 x 0.75 mm Body (TDFN) Y* = Nickel palladium gold manufacturing desig *Only available on the SC70 and TDFN pa ages.	g) MCP14A0902-E/MSVAO:Tube, Extended temperature, g) MCP14A0902-E/MSVAO:Tube, Extended temperature, 8LD SOIC package, Automotive Qualified
Qualification**:	(Blank) = Standard Part VAO = Automotive AEC-Q100 Qualified **Currently available VAO variants are: MCP14A0901(T)-E/MSVAO, MCP14A0901(T)-E/SNV MCP14A0901T-E/MNYVAO, MCP14A0902(T)-E/MSV MCP14A0902(T)-E/SNVAO, MCP14A0902T-E/MNYV	/AO,

MCP14A0901/2

NOTES:

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not
 mean that we are guaranteeing the product is "unbreakable" Code protection is constantly evolving. Microchip is committed to
 continuously improving the code protection features of our products.

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at https://www.microchip.com/en-us/support/design-help/client-support-services.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, TrueTime, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, Clockstudio, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, GridTime, IdealBridge, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, IntelliMOS, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, KoD, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach. Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQI, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, Trusted Time, TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2019-2023, Microchip Technology Incorporated and its subsidiaries.

All Rights Reserved.

ISBN: 978-1-6683-2113-3



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199

Tel: 480-792-7200 Fax: 480-792-7277 Technical Support:

http://www.microchip.com/

support Web Address:

www.microchip.com

Atlanta Duluth, GA

Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

Dallas

Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI

Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323

Fax: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270

Canada - Toronto Tel: 905-695-1980 Fax: 905-695-2078

ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

China - Beijing Tel: 86-10-8569-7000

China - Chengdu Tel: 86-28-8665-5511

China - Chongqing Tel: 86-23-8980-9588

China - Dongguan Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

China - Shanghai Tel: 86-21-3326-8000

China - Shenyang Tel: 86-24-2334-2829

China - Shenzhen Tel: 86-755-8864-2200

China - Suzhou Tel: 86-186-6233-1526

China - Wuhan Tel: 86-27-5980-5300

China - Xian

Tel: 86-29-8833-7252 **China - Xiamen** Tel: 86-592-2388138

China - Zhuhai Tel: 86-756-3210040

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631

India - Pune Tel: 91-20-4121-0141

Japan - Osaka Tel: 81-6-6152-7160

Japan - Tokyo

Tel: 81-3-6880- 3770 Korea - Daegu

Tel: 82-53-744-4301

Korea - Seoul Tel: 82-2-554-7200

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

Singapore Tel: 65-6334-8870

Taiwan - Hsin Chu Tel: 886-3-577-8366

Taiwan - Kaohsiung Tel: 886-7-213-7830

Taiwan - Taipei Tel: 886-2-2508-8600

Thailand - Bangkok Tel: 66-2-694-1351

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen Tel: 45-4485-5910

Fax: 45-4485-2829

Finland - Espoo Tel: 358-9-4520-820

France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

Germany - Garching Tel: 49-8931-9700

Germany - Haan Tel: 49-2129-3766400

Germany - Heilbronn Tel: 49-7131-72400

Germany - Karlsruhe Tel: 49-721-625370

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Germany - Rosenheim Tel: 49-8031-354-560

Israel - Ra'anana Tel: 972-9-744-7705

Italy - Milan Tel: 39-0331-742611

Fax: 39-0331-466781

Italy - Padova Tel: 39-049-7625286

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Norway - Trondheim Tel: 47-7288-4388

Poland - Warsaw Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Gothenberg Tel: 46-31-704-60-40

Sweden - Stockholm Tel: 46-8-5090-4654

UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820