



## Product Change Notification / SYST-02HRCD802

---

### Date:

03-Jan-2023

### Product Category:

8-bit Microcontrollers

### PCN Type:

Document Change

### Notification Subject:

ERRATA - Silicon Errata and Data Sheet Clarification

### Affected CPNs:

[SYST-02HRCD802\\_Affected\\_CPN\\_01032023.pdf](#)

[SYST-02HRCD802\\_Affected\\_CPN\\_01032023.csv](#)

### Notification Text:

SYST-02HRCD802

Microchip has released a new Errata for the Silicon Errata and Data Sheet Clarification of devices. If you are using one of these devices please read the document located at [Silicon Errata and Data Sheet Clarification](#).

**Notification Status:** Final

**Description of Change:** Revision includes:

- Document: General editorial updates
- Added Errata: – SPI: 2.11.1. Alternative 2 Pin Position is Non-Functional for SPI1 with 48-Pin Devices – USART: 2.16.3. Receiver Non-Functional after Detection of Inconsistent Synchronization Field
- Removed all data sheet clarifications as they are fixed in the current device data sheet ([www.microchip.com/DS40002247](http://www.microchip.com/DS40002247))

**Impacts to Data Sheet:** None

**Reason for Change:** To Improve Productivity

**Change Implementation Status:** Complete

**Date Document Changes Effective:** 03 January 2023

**NOTE:** Please be advised that this is a change to the document only the product has not been changed.

Markings to Distinguish Revised from Unrevised Devices::N/A

## Attachments:

[Silicon Errata and Data Sheet Clarification](#)

Please contact your local [Microchip sales office](#) with questions or concerns regarding this notification.

## Terms and Conditions:

If you wish to receive Microchip PCNs via email please register for our PCN email service at our [PCN home page](#) select register then fill in the required fields. You will find instructions about registering for Microchips PCN email service in the [PCN FAQ](#) section.

If you wish to change your PCN profile, including opt out, please go to the [PCN home page](#) select login and sign into your myMicrochip account. Select a profile option from the left navigation bar and make the applicable selections.

## SYST-02HRCD802 - ERRATA - Silicon Errata and Data Sheet Clarification

### Affected Catalog Part Numbers(CPN)

AVR128DB48-E/6LX  
AVR128DB28-E/SP  
AVR128DB28-E/SS  
AVR128DB28-E/SO  
AVR128DB64-E/MR  
AVR128DB32-E/RXB  
AVR128DB32-E/PT  
AVR128DB64-E/PT  
AVR128DB48-E/PT  
AVR128DB48-I/6LX  
AVR128DB28-I/SP  
AVR128DB28-I/SS  
AVR128DB28-I/SO  
AVR128DB64-I/MR  
AVR128DB32-I/RXB  
AVR128DB32-I/PT  
AVR128DB64-I/PT  
AVR128DB48-I/PT  
AVR128DB48T-I/6LX  
AVR128DB28T-I/SS  
AVR128DB28T-I/SO  
AVR128DB64T-I/MR  
AVR128DB32T-I/RXB  
AVR128DB32T-I/PT  
AVR128DB64T-I/PT  
AVR128DB48T-I/PT  
AVR128DB48T-E/6LX  
AVR128DB28T-E/SS  
AVR128DB28T-E/SO  
AVR128DB64T-E/MR  
AVR128DB32T-E/RXB  
AVR128DB32T-E/PT  
AVR128DB64T-E/PT  
AVR128DB48T-E/PT



# AVR128DB28/32/48/64

---

## Silicon Errata and Data Sheet Clarifications

---

The AVR128DB28/32/48/64 devices you have received conform functionally to the current device data sheet ([www.microchip.com/DS40002247](http://www.microchip.com/DS40002247)), except for the anomalies described in this document. The errata described in this document will likely be addressed in future revisions of the AVR128DB28/32/48/64 devices.

**Notes:**

- This document summarizes all the silicon errata issues from all the silicon revisions, previous and current
- Refer to the Device/Revision ID section in the current device data sheet ([www.microchip.com/DS40002247](http://www.microchip.com/DS40002247)) for more detailed information on Device Identification and Revision IDs for your specific device, or contact your local Microchip sales office for assistance

## 1. Silicon Issue Summary

### Legend

- Erratum is not applicable.

X Erratum is applicable.

Peripheral	Short Description	Valid for Silicon Revision	
		Rev. A4 <sup>(1)</sup>	Rev. A5
Device	2.2.1. Some Reserved Fuse Bits Are '1'	X	-
	2.2.2. Increased Current Consumption May Occur When VDD Drops	X	X
	2.2.3. CRC Check During Reset Initialization Is not Functional	X	-
ADC	2.3.1. Increased Offset in Single-Ended Mode	X	-
CCL	2.4.1. The CCL Must be Disabled to Change the Configuration of a Single LUT	X	X
	2.4.2. The LINK Input Source Selection for LUT3 Is not Functional on 28- and 32-Pin Devices	X	-
CLKCTRL	2.5.1. External Clock/Crystal Status Bit is Not Set When the External Clock Source is Ready	X	-
	2.5.2. RUNSTDBY is Not Functional When Using External Clock Sources	X	-
	2.5.3. PLL Status not Working as Expected	X	X
	2.5.4. The PLL Will Not Run when Using XOSCHF with an External Crystal	X	X
DAC	2.6.1. DAC Output Buffer Lifetime Drift	X	X
NVMCTRL	2.7.1. Flash Multi-Page Erase Can Erase Write Protected Section	X	X
OPAMP	2.8.1. OPAMP Consume More Power Than Expected	X	-
	2.8.2. The Input Range Select is Read-Only	X	-
PORT	2.9.1. PD0 Input Buffer is Floating	X	X
RSTCTRL	2.10.1. BOD Registers not Reset When UPDI Is Enabled	X	-
SPI	2.11.1. Alternative 2 Pin Position is Non-Functional for SPI1 with 48-Pin Devices	X	X
TCA	2.12.1. Restart Will Reset Counter Direction in NORMAL and FRQ Mode	X	X
TCB	2.13.1. CCMP and CNT Registers Act as 16-Bit Registers in 8-Bit PWM Mode	X	X
TCD	2.14.1. Asynchronous Input Events not Working When TCD Counter Prescaler Is Used	X	X
	2.14.2. CMPAEN Controls All WOX for Alternative Pin Functions	X	X
	2.14.3. Halting TCD and Waiting for SW Restart Does Not Work if Compare Value A is 0 or Dual Slope Mode is Used	X	X
TWI	2.15.1. The Output Pin Override Does not Function as Expected	X	X
	2.15.2. Flush Non-Functional	X	X

.....continued			
Peripheral	Short Description	Valid for Silicon Revision	
		Rev. A4 <sup>(1)</sup>	Rev. A5
USART	2.16.1. Open-Drain Mode Does not Work When TXD Is Configured as Output	X	X
	2.16.2. Start-of-Frame Detection Can Unintentionally Be Triggered in Active Mode	X	X
	2.16.3. Receiver Non-Functional after Detection of Inconsistent Synchronization Field	X	X
ZCD	2.17.1. All ZCD Output Selection Bits Are Tied to the ZCD0 Bit	X	-

**Note:**

1. This revision is the initial release of the silicon.

## 2. Silicon Errata Issues

### 2.1 Errata Details

- Erratum is not applicable.
- X Erratum is applicable.

### 2.2 Device

#### 2.2.1 Some Reserved Fuse Bits Are '1'

For material with date code 2021 (manufactured in the year 2020, week 21) or older, the default fuse values are not compliant with the data sheet. The fuse values will read out as listed below:

- BODCFG = 0x10
- OSCCFG = 0x78 (Device will use the OSCHF clock source)
- SYSCFG0 = 0xF6
- SYSCFG1 = 0xE8

##### Work Around

None.

##### Affected Silicon Revisions

Rev. A4	Rev. A5
X	-

#### 2.2.2 Increased Current Consumption May Occur When $V_{DD}$ Drops

The device may experience increased current consumption of approximately 1.5 mA if  $V_{DD}$  drops below 2.1V and is held in the range of 1.9-2.1V. This will only occur if  $V_{DD}$  is originally at a higher level and then drops down to the mentioned voltage range.

##### Work Around

Ensure  $V_{DD}$  is always kept above 2.1V by setting the BOR trigger level to 2.2V to keep the device from executing if  $V_{DD}$  drops towards the affected voltage range. If operation in voltage range 1.9-2.1V is required, make sure  $V_{DD}$  does not rise above 2.1V and then drops down again. Note that the voltage levels given are not absolute values but typical values.

##### Affected Silicon Revisions

Rev. A4	Rev. A5
X	X

#### 2.2.3 CRC Check During Reset Initialization Is not Functional

For material with date code 2048 (manufactured in the year 2020, week 48) or older, the CRCSRC bit field in the SYSCFG0 fuse is ignored during Reset initialization. A CRC check will not be performed during Reset initialization. CRCSCAN is only available from the software.

##### Work Around

None.

**Affected Silicon Revisions**

Rev. A4	Rev. A5
X	-

**2.3 ADC - Analog-to-Digital Converter****2.3.1 Increased Offset in Single-Ended Mode**

The ADC result has a typical offset of -3 mV ( $V_{DD} = 3.0V$ , temp. = 25°C) when the ADC is operating in Single-Ended mode. The typical offset drift vs.  $V_{DD}$  is -0.3 mV/V, and the typical offset drift vs. temperature is -0.02 mV/°C.

**Work Around**

To reduce the offset, use the ADC in Differential mode and connect the negative ADC input pin externally to GND.

**Affected Silicon Revisions**

Rev. A4	Rev. A5
X	-

**2.4 CCL - Configurable Custom Logic****2.4.1 The CCL Must be Disabled to Change the Configuration of a Single LUT**

To reconfigure an LUT, the CCL peripheral must first be disabled (write ENABLE in CCL.CTRLA to '0'). Writing ENABLE to '0' will disable all the LUTs, and affects the LUTs not under reconfiguration.

**Work Around**

None

**Affected Silicon Revisions**

Rev. A4	Rev. A5
X	X

**2.4.2 The LINK Input Source Selection for LUT3 Is not Functional on 28- and 32-Pin Devices**

The LINK option (INSELn in LUT3CTRLB or LUT3CTRLC is '0x2') does not work; the output from LUT0 will not get connected as an input to LUT3. This occurs only on 28-pin and 32-pin devices.

**Work Around**

Connect LUT0 output to LUT3 input using the Event System.

**Affected Silicon Revisions**

Rev. A4	Rev. A5
X	-



## 2.5 CLKCTRL - Clock Controller

### 2.5.1 External Clock/Crystal Status Bit is Not Set When the External Clock Source is Ready

If an external clock source is selected (SELHF in XOSCHFCTRLA is '1') and the Run Standby (RUNSTDBY) bit in XOSCHFCTRLA is '1' without the clock source being requested, the External Clock/Crystal Status (EXTS) bit will not be set to '1' when the external clock source is ready.

#### Work Around

Request the clock from RTC or TCD before checking the EXTS bit.

#### Affected Silicon Revisions

Rev. A4	Rev. A5
X	-

### 2.5.2 RUNSTDBY is Not Functional When Using External Clock Sources

When using any of the External Clock Sources, the related Run Standby (RUNSTDBY) bit, found in the XOSC32KCTRLA register, will not force the oscillator source to stay on during sleep modes.

#### Work Around

Enable a peripheral, with the external oscillator as the clock source, to keep the clock source active during sleep modes.

#### Affected Silicon Revisions

Rev. A4	Rev. A5
X	-

### 2.5.3 PLL Status not Working as Expected

The PLL Status (PLLS) bit in the Main Clock Status (MCLKSTATUS) register will never be set to '1' if the Run Standby (RUNSTDBY) bit in PLL Control A (PLLCTRLA) register is set to '1' and no peripherals are requesting the PLL oscillator.

#### Work Around

None.

#### Affected Silicon Revisions

Rev. A4	Rev. A5
X	X

### 2.5.4 The PLL Will Not Run when Using XOSCHF with an External Crystal

When the PLL is configured to run from an external source (SOURCE in CLKCTRL.PLLCTRLA is '1'), the PLL will only run if XOSCHF is configured to use an external clock (SELHF in CLKCTRL.XOSCHFCTRLA is '1'). It will not work with an external crystal.

#### Work Around

None.

**Affected Silicon Revisions**

Rev. A4	Rev. A5
X	X

**2.6 DAC - Digital-to-Analog Converter****2.6.1 DAC Output Buffer Lifetime Drift**

The offset of the DAC output buffer can drift over the lifetime of the device if it is powered with the DAC output buffer disabled.

**Work Around**

Keep the DAC output buffer enabled (OUTEN in DACn.CTRLA is '1') continuously or compensate by measuring the DAC output voltage offset with the ADC and adjust the DAC data register value (DATA[9:0] in DACn.DATA) accordingly.

**Affected Silicon Revisions**

Rev. A4	Rev. A5
X	X

**2.7 NVMCTRL - Nonvolatile Memory Controller****2.7.1 Flash Multi-Page Erase Can Erase Write Protected Section**

When using Flash Multi-Page Erase mode, only the first page in the selected address range is verified to be within a section that is not write-protected. If the address range includes any write-protected Application Data pages, it will erase them.

**Work Around**

None.

**Affected Silicon Revisions**

Rev. A4	Rev. A5
X	X

**2.8 OPAMP - Analog Signal Conditioning****2.8.1 OPAMP Consume More Power Than Expected**

The OPAMP peripheral consumes up to three times more current than specified when the output is driven closer to either the upper or lower rails.

**Work Around**

None.

**Affected Silicon Revisions**

Rev. A4	Rev. A5
---------	---------

X	-
---	---

## 2.8.2 The Input Range Select is Read-Only

The Input Range Select (IRSEL) bit is read-only. When the Analog Signal Conditioning (OPAMP) peripheral is active, the input voltage range will be rail-to-rail.

### Work Around

None.

### Affected Silicon Revisions

Rev. A4	Rev. A5
X	-

## 2.9 PORT - I/O Configuration

### 2.9.1 PD0 Input Buffer is Floating

On 28- and 32-pin package parts, the PD0 input buffer is floating. Because the default direction setting for PD0 is as an input pin, this may cause unexpected current consumption.

### Work Around

Disable the PD0 input (ISC in PORTD.PIN0CTRL) or configure the pin as an output (bit 0 in PORTD.DIR).

### Affected Silicon Revisions

Rev. A4	Rev. A5
X	X

## 2.10 RSTCTRL - Reset Controller

### 2.10.1 BOD Registers not Reset When UPDI Is Enabled

If the UPDI is enabled, the VLMCTRL, INTCTRL, and INTFLAGS registers in BOD will not be reset by other reset sources than POR.

### Work Around

None

### Affected Silicon Revisions

Rev. A4	Rev. A5
X	-

## 2.11 SPI - Serial Peripheral Interface

### 2.11.1 Alternative 2 Pin Position is Non-Functional for SPI1 with 48-Pin Devices

Alternative 2 Pin Position is non-functional for the SPI1 instance (SPI1 in PORTMUX.SPIROUTEA is 0x2) with 48-pin devices.

**Work Around**

None.

**Affected Silicon Revisions**

Rev. A4	Rev. A5
X	X

**2.12 TCA - 16-Bit Timer/Counter Type A****2.12.1 Restart Will Reset Counter Direction in NORMAL and FRQ Mode**

When the TCA is configured to a NORMAL or FRQ mode (WGMODE in TCAn.CTRLB is '0x0' or '0x1'), a RESTART command or Restart event will reset the count direction to default. The default is counting upwards.

**Work Around**

None.

**Affected Silicon Revisions**

Rev. A4	Rev. A5
X	X

**2.13 TCB - 16-Bit Timer/Counter Type B****2.13.1 CCMP and CNT Registers Act as 16-Bit Registers in 8-Bit PWM Mode**

When the TCB is operating in 8-bit PWM mode (CNTMODE in TCBn.CTRLB is '0x7'), the low and high bytes for the CCMP and CNT registers act as 16-bit registers for read and write. They cannot be read or written independently.

**Work Around**

Use 16-bit register access. Refer to the data sheet for further information.

**Affected Silicon Revisions**

Rev. A4	Rev. A5
X	X

**2.14 TCD - 12-Bit Timer/Counter Type D****2.14.1 Asynchronous Input Events not Working When TCD Counter Prescaler Is Used**

When configuring TCD to use asynchronous input events (CFG in TCDn.EVCTRLx is '0x2') and the TCD Counter Prescaler (CNTPRES in TCDn.CTRLA) is different from '0x0', events can be missed.

**Work Around**

Use the TCD Synchronization Prescaler (SYNCPRES in TCDn.CTRLA) instead of the TCD Counter Prescaler. Alternatively, use synchronous input events (CFG in TCDn.EVCTRLx is not '0x2') if the input events are longer than one CLK\_TCD\_CNT cycle.

**Affected Silicon Revisions**

Rev. A4	Rev. A5
X	X

**2.14.2 CMPAEN Controls All WOx for Alternative Pin Functions**

When TCD alternative pins are enabled (TCD0 in PORTMUX.TCDROUTEA is not '0x0'), all waveform outputs (WOx) are controlled by Compare A Enable (CMPAEN in TCDn.FAULTCTRL).

**Work Around**

None.

**Affected Silicon Revisions**

Rev. A4	Rev. A5
X	X

**2.14.3 Halting TCD and Waiting for SW Restart Does Not Work if Compare Value A is 0 or Dual Slope Mode is Used**

Halting TCD and waiting for software restart (INPUTMODE in TCDn.INPUTCTRLA is '0x7') does not work if compare value A is 0 (CMPASET in TCDn.CMPASET is '0x0') or Dual Slope mode is used (WGMODE in TCDn.CTRLB is '0x3').

**Work Around**

Configure the compare value A (CMPASET in TCDn.CMPASET) to be different from 0 and do not use Dual Slope mode (WGMODE in TCDn.CTRLB is not '0x3').

**Affected Silicon Revisions**

Rev. A4	Rev. A5
X	X

**2.15 TWI - Two-Wire Interface****2.15.1 The Output Pin Override Does not Function as Expected**

When TWI is enabled, it overrides the output pin driver but not the output value. The output on the line will always be high when the value in the PORTx.OUT register is '1' for the pins corresponding to the SDA or SCL.

**Work Around**

Ensure that the values in the PORTx.OUT register corresponding to the SCL and SDA pins are '0' before enabling the TWI.

**Affected Silicon Revisions**

Rev. A4	Rev. A5
X	X

**2.15.2 Flush Non-Functional**

Issuing a Flush by writing to the FLUSH bit in TWIn.MCTRLB can cause the TWI Host to be stuck in the Unknown bus state (see BUSSTATE in TWIn.MSTATUS).

**Work Around**

Disable and re-enable the Host using the ENABLE bit in TWIn.MCTRLA. An ordinary operation does not require the use of FLUSH.

**Affected Silicon Revisions**

Rev. A4	Rev. A5
X	X

## 2.16 USART - Universal Synchronous and Asynchronous Receiver and Transmitter

### 2.16.1 Open-Drain Mode Does not Work When TXD Is Configured as Output

When configured as an output, the USART TXD pin can drive the pin high regardless of whether the Open-Drain mode is enabled or not.

**Work Around**

Configure the TXD pin as an input by writing the corresponding bit in PORTx.DIR to '0' when using Open-Drain mode.

**Affected Silicon Revisions**

Rev. A4	Rev. A5
X	X

### 2.16.2 Start-of-Frame Detection Can Unintentionally Be Triggered in Active Mode

The Start-of-Frame Detection feature enables the USART to wake up from Standby sleep mode upon data reception. The Start-of-Frame Detector can unintentionally be triggered when the Start-of-Frame Detection Enable (SFDEN) bit in the USART Control B (USARTn.CTRLB) register is set, and the device is in Active mode. If the Receive Data (RXDATA) registers are read while receiving new data, the Receive Complete Interrupt Flag (RXCIF) in the USARTn.STATUS register is cleared. This triggers the Start-of-Frame Detector and falsely detects the next falling edge as a start bit. When the Start-of-Frame Detector detects a start condition, the frame reception is restarted, resulting in corrupt received data. Note that the USART Receive Start Interrupt Flag (RXSIF) always is '0' when in Active mode. No interrupt will be triggered.

**Work Around**

Disable Start-of-Frame Detection by writing '0' to the Start-of-Frame Detection Enable (SFDEN) bit in the USART Control B (USARTn.CTRLB) register when the device is in Active mode. Re-enable it by writing the bit to '1' before transitioning to Standby sleep mode. This work around depends on a protocol preventing a new incoming frame when re-enabling Start-of-Frame Detection. Re-enabling Start-of-Frame Detection, while a new frame is already incoming, will result in corrupted received data.

**Affected Silicon Revisions**

Rev. A4	Rev. A5
X	X

### 2.16.3 Receiver Non-Functional after Detection of Inconsistent Synchronization Field

The USART Receiver becomes non-functional when the Inconsistent Synchronization Field Interrupt Flag (ISFIF) in the Status (USARTn.STATUS) register is set. The ISFIF interrupt flag is set when the Receiver Mode (RXMODE) bit field in the Control B (USARTn.CTRLB) register is configured to Generic Auto-Baud (GENAUTO) or LIN Constrained Auto-Baud (LINAUTO) mode, and the received synchronization frame does not conform to the conditions described in the data sheet. Clearing the flag does not re-enable the USART Receiver.

**Work Around**

When the ISFIF interrupt flag is set, disable and re-enable the USART Receiver by first writing a '0' and then a '1' to the Receiver Enable (RXEN) bit in the Control B (USARTn.CTRLB) register.

**Affected Silicon Revisions**

Rev. A4	Rev. A5
X	X

## 2.17 ZCD - Zero-Cross Detector

### 2.17.1 All ZCD Output Selection Bits Are Tied to the ZCD0 Bit

The Zero Cross Detector n Output (ZCDn) bits in the Pin Position (PORTMUX.ZCDROUTEA) register are tied to ZCD0. Any write to ZCD0 will be reflected in the ZCD1 and ZCD2 as well. Writing to ZCD1 and/or ZCD2 has no effect.

**Work Around**

Use the Event System or CCL to make the output of ZCD1 or ZCD2 available on a pin.

**Affected Silicon Revisions**

Rev. A4	Rev. A5
X	-

### 3. Data Sheet Clarifications

Note the following typographic corrections and clarifications for the latest version of the device data sheet ([www.microchip.com/DS40002247](http://www.microchip.com/DS40002247)).

**Note:** Corrections are shown in **bold**. Where possible, the original bold text formatting has been removed for clarity.

#### 3.1 None

There are no known data sheet clarifications as of this publication date.



## 4. Document Revision History

**Note:** The document revision is independent of the silicon revision.

### 4.1 Revision History

Doc. Rev.	Date	Comments
D	12/2022	<ul style="list-style-type: none"> <li>Document: General editorial updates</li> <li>Added Errata:               <ul style="list-style-type: none"> <li>SPI: <a href="#">2.11.1. Alternative 2 Pin Position is Non-Functional for SPI1 with 48-Pin Devices</a></li> <li>USART: <a href="#">2.16.3. Receiver Non-Functional after Detection of Inconsistent Synchronization Field</a></li> </ul> </li> <li>Removed all data sheet clarifications as they are fixed in the current device data sheet (<a href="http://www.microchip.com/DS40002247">www.microchip.com/DS40002247</a>)</li> </ul>
C	03/2022	<p>Document: General editorial updates.</p> <p>Added errata:</p> <ul style="list-style-type: none"> <li>Device: <a href="#">2.2.3. CRC Check During Reset Initialization Is not Functional</a></li> <li>CLKCTRL: <a href="#">2.5.3. PLL Status not Working as Expected</a></li> <li>DAC: <a href="#">2.6.1. DAC Output Buffer Lifetime Drift</a></li> <li>NVMCTRL: <a href="#">2.7.1. Flash Multi-Page Erase Can Erase Write Protected Section</a></li> <li>TCA: <a href="#">2.12.1. Restart Will Reset Counter Direction in NORMAL and FRQ Mode</a></li> <li>TCD: <a href="#">2.14.3. Halting TCD and Waiting for SW Restart Does Not Work if Compare Value A is 0 or Dual Slope Mode is Used</a></li> <li>TWI: <a href="#">2.15.2. Flush Non-Functional</a></li> </ul> <p>Updated errata:</p> <ul style="list-style-type: none"> <li><a href="#">2.16.2. Start-of-Frame Detection Can Unintentionally Be Triggered in Active Mode</a></li> </ul> <p>Added data sheet clarifications:</p> <ul style="list-style-type: none"> <li>Features</li> <li>FUSE - Configuration and User Fuses - SYSCFG0</li> <li>Peripherals and Architecture - REVID</li> <li>Voltage Regulator Control (VREGCTRL)</li> <li>Single-Shot Mode</li> <li>Analog Comparator Interrupt Control</li> <li>DAC Output</li> <li>Electrical Characteristics - Memory Programming Specifications</li> </ul>

.....continued		
Doc. Rev.	Date	Comments
B	10/2020	<p>Added errata:</p> <ul style="list-style-type: none"> <li>• Device: <i>Increased Current Consumption May Occur When VDD Drops</i></li> <li>• CLKCTRL: <i>The PLL Will Not Run When Using XOSC HF With an External Crystal</i></li> <li>• TCB: <i>CCMP and CNT Registers Operate as 16-Bit Registers in 8-Bit PWM Mode</i></li> <li>• TCD: <ul style="list-style-type: none"> <li>– <i>Asynchronous Input Events Not Working When TCD Counter Prescaler is Used</i></li> <li>– <i>CMPAEN Controls All WOX For Alternative Pin Functions</i></li> </ul> </li> </ul> <p>Updated errata:</p> <ul style="list-style-type: none"> <li>• CCL: <ul style="list-style-type: none"> <li>– <i>The CCL Must be Disabled to Change the Configuration of a Single LUT</i></li> <li>– <i>The LINK Input Source Selection for LUT3 is Not Functional on 28- and 32- pin Devices</i></li> </ul> </li> <li>• ZCD: <i>All ZCD Output Selection Bits are Tied to the ZCD0 Bit</i></li> </ul> <p>Added data sheet clarification:  Added Typical Characteristics section with additional plots for OPAMP peripheral.</p>
A	08/2020	Initial document release

## Microchip Information

---

### The Microchip Website

---

Microchip provides online support via our website at [www.microchip.com/](http://www.microchip.com/). This website is used to make files and information easily available to customers. Some of the content available includes:

- **Product Support** – Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- **General Technical Support** – Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip design partner program member listing
- **Business of Microchip** – Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

### Product Change Notification Service

---

Microchip's product change notification service helps keep customers current on Microchip products. Subscribers will receive email notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, go to [www.microchip.com/pcn](http://www.microchip.com/pcn) and follow the registration instructions.

### Customer Support

---

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Embedded Solutions Engineer (ESE)
- Technical Support

Customers should contact their distributor, representative or ESE for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in this document.

Technical support is available through the website at: [www.microchip.com/support](http://www.microchip.com/support)

### Microchip Devices Code Protection Feature

---

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is "unbreakable". Code protection is constantly evolving. Microchip is committed to continuously improving the code protection features of our products.

### Legal Notice

---

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded

by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at [www.microchip.com/en-us/support/design-help/client-support-services](http://www.microchip.com/en-us/support/design-help/client-support-services).

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

## Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet- Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePicta, TimeProvider, TrueTime, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, Clockstudio, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, GridTime, IdealBridge, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, IntelliMOS, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, KoD, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQL, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, Trusted Time, TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2023, Microchip Technology Incorporated and its subsidiaries. All Rights Reserved.

ISBN: 978-1-6683-1279-7

## Quality Management System

---

For information regarding Microchip's Quality Management Systems, please visit [www.microchip.com/quality](http://www.microchip.com/quality).

## Worldwide Sales and Service

AMERICAS	ASIA/PACIFIC	ASIA/PACIFIC	EUROPE
<b>Corporate Office</b> 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: <a href="http://www.microchip.com/support">www.microchip.com/support</a> Web Address: <a href="http://www.microchip.com">www.microchip.com</a>	<b>Australia - Sydney</b> Tel: 61-2-9868-6733 <b>China - Beijing</b> Tel: 86-10-8569-7000 <b>China - Chengdu</b> Tel: 86-28-8665-5511 <b>China - Chongqing</b> Tel: 86-23-8980-9588 <b>China - Dongguan</b> Tel: 86-769-8702-9880 <b>China - Guangzhou</b> Tel: 86-20-8755-8029 <b>China - Hangzhou</b> Tel: 86-571-8792-8115 <b>China - Hong Kong SAR</b> Tel: 852-2943-5100 <b>China - Nanjing</b> Tel: 86-25-8473-2460 <b>China - Qingdao</b> Tel: 86-532-8502-7355 <b>China - Shanghai</b> Tel: 86-21-3326-8000 <b>China - Shenyang</b> Tel: 86-24-2334-2829 <b>China - Shenzhen</b> Tel: 86-755-8864-2200 <b>China - Suzhou</b> Tel: 86-186-6233-1526 <b>China - Wuhan</b> Tel: 86-27-5980-5300 <b>China - Xian</b> Tel: 86-29-8833-7252 <b>China - Xiamen</b> Tel: 86-592-2388138 <b>China - Zhuhai</b> Tel: 86-756-3210040	<b>India - Bangalore</b> Tel: 91-80-3090-4444 <b>India - New Delhi</b> Tel: 91-11-4160-8631 <b>India - Pune</b> Tel: 91-20-4121-0141 <b>Japan - Osaka</b> Tel: 81-6-6152-7160 <b>Japan - Tokyo</b> Tel: 81-3-6880-3770 <b>Korea - Daegu</b> Tel: 82-53-744-4301 <b>Korea - Seoul</b> Tel: 82-2-554-7200 <b>Malaysia - Kuala Lumpur</b> Tel: 60-3-7651-7906 <b>Malaysia - Penang</b> Tel: 60-4-227-8870 <b>Philippines - Manila</b> Tel: 63-2-634-9065 <b>Singapore</b> Tel: 65-6334-8870 <b>Taiwan - Hsin Chu</b> Tel: 886-3-577-8366 <b>Taiwan - Kaohsiung</b> Tel: 886-7-213-7830 <b>Taiwan - Taipei</b> Tel: 886-2-2508-8600 <b>Thailand - Bangkok</b> Tel: 66-2-694-1351 <b>Vietnam - Ho Chi Minh</b> Tel: 84-28-5448-2100	<b>Austria - Wels</b> Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 <b>Denmark - Copenhagen</b> Tel: 45-4485-5910 Fax: 45-4485-2829 <b>Finland - Espoo</b> Tel: 358-9-4520-820 <b>France - Paris</b> Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79 <b>Germany - Garching</b> Tel: 49-8931-9700 <b>Germany - Haan</b> Tel: 49-2129-3766400 <b>Germany - Heilbronn</b> Tel: 49-7131-72400 <b>Germany - Karlsruhe</b> Tel: 49-721-625370 <b>Germany - Munich</b> Tel: 49-89-627-144-0 Fax: 49-89-627-144-44 <b>Germany - Rosenheim</b> Tel: 49-8031-354-560 <b>Israel - Ra'anana</b> Tel: 972-9-744-7705 <b>Italy - Milan</b> Tel: 39-0331-742611 Fax: 39-0331-466781 <b>Italy - Padova</b> Tel: 39-049-7625286 <b>Netherlands - Drunen</b> Tel: 31-416-690399 Fax: 31-416-690340 <b>Norway - Trondheim</b> Tel: 47-72884388 <b>Poland - Warsaw</b> Tel: 48-22-3325737 <b>Romania - Bucharest</b> Tel: 40-21-407-87-50 <b>Spain - Madrid</b> Tel: 34-91-708-08-90 Fax: 34-91-708-08-91 <b>Sweden - Gothenberg</b> Tel: 46-31-704-60-40 <b>Sweden - Stockholm</b> Tel: 46-8-5090-4654 <b>UK - Wokingham</b> Tel: 44-118-921-5800 Fax: 44-118-921-5820