



## Product Change Notification / SYST-19KZVG474

---

### Date:

21-Dec-2022

### Product Category:

8-bit Microcontrollers

### PCN Type:

Document Change

### Notification Subject:

ERRATA - PIC16(L)F18425/45 Silicon Errata and Data Sheet Clarifications

### Affected CPNs:

[SYST-19KZVG474\\_Affected\\_CPN\\_12212022.pdf](#)

[SYST-19KZVG474\\_Affected\\_CPN\\_12212022.csv](#)

### Notification Text:

SYST-19KZVG474

Microchip has released a new Errata for the PIC16(L)F18425/45 Silicon Errata and Data Sheet Clarifications of devices. If you are using one of these devices please read the document located at [PIC16\(L\)F18425/45 Silicon Errata and Data Sheet Clarifications](#).

**Notification Status:** Final

**Description of Change:** • New document, split from Microchip errata DS40002052B. This errata documents current silicon and data sheet issues for the PIC16(L)F18425/45 family and its data sheet (DS40002002). Refer to DS40002052 for a complete history.

- Added new Silicon Revision (A2)
- Updated Table.1 - Silicon Device Identification
- Added new errata: – 1.1.2, Double Sample Conversions (ADCC) – 1.2.1, Missing Codes with FVR Reference – 1.3.1, The I2C Start and/or Stop Flags May Be Set When I2C Is Enabled – 1.4.1, Low-Voltage Programming Not Possible – 1.6.2, PFM Back to Back Writes – 1.7.1, Wrong Duty Cycle for CCP Module – 1.8.1, Reset Bit (SMT) – 1.9.1, Synchronous Mode Transmissions (USART) – 1.9.2, Double Byte Transmit (USART)

**Impacts to Data Sheet:** None

**Reason for Change:** To Improve Productivity

**Change Implementation Status:** Complete

**Estimated First Ship Date:** 21 December 2022

NOTE: Please be advised that after the estimated first ship date customers may receive pre and post change parts.

**Markings to Distinguish Revised from Unrevised Devices:** Traceability Code

## Attachments:

[PIC16\(L\)F18425/45 Silicon Errata and Data Sheet Clarifications](#)

Please contact your local [Microchip sales office](#) with questions or concerns regarding this notification.

## Terms and Conditions:

If you wish to receive Microchip PCNs via email please register for our PCN email service at our [PCN home page](#) select register then fill in the required fields. You will find instructions about registering for Microchips PCN email service in the [PCN FAQ](#) section.

If you wish to change your PCN profile, including opt out, please go to the [PCN home page](#) select login and sign into your myMicrochip account. Select a profile option from the left navigation bar and make the applicable selections.

Affected Catalog Part Numbers (CPN)

PIC16F18425-E/P  
PIC16LF18425-E/P  
PIC16F18425-E/SL  
PIC16LF18425-E/SL  
PIC16F18425-E/ST  
PIC16LF18425-E/ST  
PIC16F18425-E/STVAO  
PIC16F18445-E/SS  
PIC16LF18445-E/SS  
PIC16F18445-E/SSVAO  
PIC16F18445-E/SO  
PIC16LF18445-E/SO  
PIC16F18445-E/P  
PIC16LF18445-E/P  
PIC16F18445-E/GZ  
PIC16LF18445-E/GZ  
PIC16F18445-E/GZVAO  
PIC16F18425-E/JQ  
PIC16LF18425-E/JQ  
PIC16F18425-E/JQVAO  
PIC16F18425-I/P  
PIC16LF18425-I/P  
PIC16F18425-I/SL  
PIC16LF18425-I/SL  
PIC16F18425-I/SLVAO  
PIC16F18425-I/ST  
PIC16LF18425-I/ST  
PIC16F18445-I/SS  
PIC16LF18445-I/SS  
PIC16F18445-I/SO  
PIC16LF18445-I/SO  
PIC16F18445-I/P  
PIC16LF18445-I/P  
PIC16F18445-I/GZ  
PIC16LF18445-I/GZ  
PIC16F18425-I/JQ  
PIC16LF18425-I/JQ  
PIC16LF18425-I/JQVAO  
PIC16F18425T-I/SL  
PIC16LF18425T-I/SL  
PIC16F18425T-I/ST  
PIC16LF18425T-I/ST  
PIC16F18445T-I/SS  
PIC16LF18445T-I/SS  
PIC16F18445T-I/SO  
PIC16LF18445T-I/SO

PIC16F18445T-I/GZ  
PIC16LF18445T-I/GZ  
PIC16F18425T-I/JQ  
PIC16LF18425T-I/JQ  
PIC16LF18425T-I/JQVAO  
PIC16F18425T-E/ST  
PIC16F18425T-E/STVAO  
PIC16F18445T-E/SSVAO  
PIC16F18445T-E/GZ  
PIC16F18445T-E/GZVAO  
PIC16F18425T-E/JQVAO



# PIC16(L)F18425/45

## PIC16(L)F18425/45 Family Silicon Errata and Data Sheet Clarification

The PIC16(L)F18425/45 devices that you have received conform functionally to the current device data sheet (DS40002002B), except for the anomalies described in this document.

The silicon issues discussed in the following pages are for silicon revisions with the Device and Revision IDs listed in the table below.

The errata described in this document will be addressed in future revisions of the PIC16(L)F18425/45 silicon.

**Note:** This document summarizes all silicon errata issues from all revisions of silicon, previous as well as current.

**Table 1. Silicon Device Identification**

Part Number	Device ID	Revision ID	
		A1	A2
PIC16F18425	0x30CC	0x2001	0x2002
PIC16LF18425	0x30CD	0x2001	0x2002
PIC16F18445	0x30D0	0x2001	0x2002
PIC16LF18445	0x30D1	0x2001	0x2002
<b>Note:</b> Refer to the <b>Device/Revision ID</b> section in the current <i>"PIC16(L)F184XX Memory Programming Specification"</i> (DS40001970) for a detailed information on Device Identification and Revision IDs for your specific device.			

## Silicon Issue Summary

Module	Feature	Item No.	Issue Summary	Affected Revisions	
				A1	A2
Analog-to-Digital Converter With Computation (ADC <sup>2</sup> )	ADC <sup>2</sup> Burst Average mode	1.1.1	ADC <sup>2</sup> Burst Average mode while in "Non-continuous Double Sample" mode is buggy	X	-
	Double Sample Conversion	1.1.2	An unexpected acquisition time is added between the first and second conversions	X	X
Fixed Voltage Reference (FVR)	Positive Voltage Reference	1.2.1	Using the FVR as the ADC positive voltage reference can cause an increase in missing codes	X	X
I <sup>2</sup> C	Start and Stop Interrupt Functions	1.3.1	A race condition can cause the Start and/or Stop flags to be set when I <sup>2</sup> C is enabled	X	X
In-Circuit Serial Programming	Low-Voltage Programming	1.4.1	Low-Voltage programming is not possible when V <sub>DD</sub> is below BORV while BOR is enabled	X	X
Nonvolatile Memory (NVM)	WRERR bit Operation	1.5.1	NVMERR bit is set by device Reset after being cleared by software	X	-
Program Flash Memory (PFM)	PFM Endurance	1.6.1	The PFM endurance is lower than specified	X	X
	Back to Back Writes	1.6.2	Repetitive writes may cause write/erase failures	X	-
Capture/Compare/PWM (CCP)	PWM mode	1.7.1	Duty cycle values are incorrect	X	-
Signal Measurement Timer (SMT)	Reset Bit	1.8.1	Module stops working if RST is set while prescaler setting is not zero	X	-
Universal Asynchronous Receiver Transmitter (UART)	Synchronous Mode Transmissions	1.9.1	Loss of second byte written in TXREG	X	-
	Transmit mode	1.9.2	Double byte transmit	X	-
Watchdog Timer (WDT)	Window Operation	1.10.1	Window feature of the WWDT does not operate correctly in DOZE mode	X	-
<b>Note:</b> Only those issues indicated in the last column apply to the current silicon revision.					

## 1. Silicon Errata Issues

**CAUTION**

**Notice:** This document summarizes all silicon errata issues from all revisions of silicon, previous and current. Only the issues indicated by the bold font in the following tables apply to the current silicon revision.

### 1.1 Module: Analog-to-Digital Converter with Computation (ADCC)

#### 1.1.1 ADCC Burst Average Mode

When the ADCC is operated in Burst Average mode (ADMD = 0b011 in the ADCON2 register) while enabling noncontinuous operation and double-sampling (ADCONT = 0 in the ADCON0 register and ADDSEN = 1 in the ADCON1 register), the value in the ADCNT register does not increment beyond '0b1' toward the value in the ADRPT register.

**Work around**

When operating the ADCC in Burst Average mode with double-sampling, enable continuous module operation (ADCONT = 1 in the ADCON0 register) and set the Stop-on-Interrupt bit (the ADSOI bit in the ADCON3 register). After the interrupt occurs, perform appropriate threshold calculations in the software and retrigger ADCC as necessary.

Alternatively, if the CPU is in Low-Power Sleep mode, the ADCC in noncontinuous Burst Average mode can be operated with a single ADC conversion (ADDSEN = 0 in the ADCON1 register). Doing so compromises noise immunity for lower power consumption by preventing the device from waking up to perform threshold calculations in the software.

**Affected Silicon Revisions**

A1	A2						
<b>X</b>	-						

#### 1.1.2 Double Sample Conversions

When enabling a Double Sample Conversion (DSEN = 1), with no Precharge time (ADPRE = 0) and no Acquisition time (ADACQ = 0), the maximum number of cycles of acquisition time is inserted prior to the second conversion. The first conversion will be performed as expected with no Precharge time and no Acquisition time. It is only between the first and second conversions where a maximum number of cycles of Acquisition time is performed unexpectedly.

**Work around**
**Method 1:**

Disable Double Sample Conversion (DSEN = 0) and perform two single conversions back to back.

**Method 2:**

If adding acquisition time is acceptable, then select no Precharge time, along with the desired Acquisition time.

**Affected Silicon Revisions**

A1	A2						
<b>X</b>	<b>X</b>						

## 1.2 Module: Fixed Voltage Reference (FVR)

### 1.2.1 Missing Codes with FVR Reference

Using the FVR as the positive voltage reference for the ADC can cause an increase in missing codes.

#### Work around

##### Method 1:

Increase the bit conversion time, known as  $T_{AD}$ , to 8  $\mu$ s or higher.

##### Method 2:

Use  $V_{DD}$  as the positive voltage reference to the ADC.

#### Affected Silicon Revisions

A1	A2						
X	X						

## 1.3 Module: Inter IC Communication (I<sup>2</sup>C)

### 1.3.1 The I<sup>2</sup>C Start and/or Stop Flags May Be Set When I<sup>2</sup>C Is Enabled

When I<sup>2</sup>C is enabled, erroneous Start and/or Stop conditions may be detected. This can generate erroneous I<sup>2</sup>C interrupts if enabled.

#### Work around

Use the following procedure to correctly detect the Start and Stop conditions:

1. Disable the Start and Stop conditions interrupt functions.
2. Enable the I<sup>2</sup>C module.
3. Wait 250 ns + six instructions cycles ( $F_{OSC}/4$ ).
4. Clear the Start and Stop conditions interrupt flags.
5. Enable the Start and Stop conditions interrupt functions if used.

```

SSPxCON3bits.SCIE = 0;           // Disable Start condition interrupt
SSPxCON3bits.PCIE = 0;           // Disable Stop condition interrupt
SSPxCON1bits.SSPEN = 1;          // Enable I2C
Delay();                         // Wait for 250 ns + 6 instruction cycles ( $F_{OSC}/4$ )
PIRxbits.SSPxIF = 0;             // Clear the MSSP interrupt flag
SSPxCON3bits.SCIE = 1;           // Enable Start condition interrupt if used
SSPxCON3bits.PCIE = 1;           // Enable Stop condition interrupt if used

```

#### Affected Silicon Revisions

A1	A2						
X	X						

## 1.4 Module: Low-Voltage In-Circuit Serial Programming™ (LVP)

### 1.4.1 Low-Voltage Programming Not Possible

Low-Voltage Programming is not possible when  $V_{DD}$  is below the selected BORV voltage level, while BOR is enabled.



### Work around

#### Method 1:

Disable BOR to use Low-Voltage Programming.

#### Method 2:

Raise  $V_{DD}$  above the selected BORV level while using Low-Voltage Programming.

#### Affected Silicon Revisions

A1	A2						
X	X						

## 1.5 Module: Nonvolatile Memory (NVM)

### 1.5.1 WRERR Bit Operation

When a Reset is issued while an NVM high voltage operation is in progress, the WRERR bit in the NVMCON1 register is set as expected. After clearing the WRERR bit, if a Reset reoccurs, the WRERR bit is set again regardless of whether an NVM operation is in progress or not. A successful write operation will clear the WRERR condition.

### Work around

None.

#### Affected Silicon Revisions

A1	A2						
X	-						

## 1.6 Module: Program Flash Memory (PFM)

### 1.6.1 Endurance of PFM is Lower than Specified

The minimum value for the Program Flash Memory (PFM) endurance specification called out as parameter number MEM30 is 1K cycles.

### Work around

None.

#### Affected Silicon Revisions

A1	A2						
X	X						

### 1.6.2 PFM Back to Back Writes

When repetitive writes to non-volatile memory (Program Flash Memory) are performed, it could result in write/erase failures at some locations. The issue is due to latent timing in the non-volatile memory controller which can cause the write instruction to fail under certain conditions.

**Work around**

To avoid the issue, the customer needs to wait an additional 100us after the NVMCON1.WR bit has been set, allowing for the last word to be loaded into the latch. This delay is added only when the NVMCON1.LWLO bit is cleared in the software.

```
if(i == (WRITE_FLASH_BLOCKSIZE-1))
{
    // Start Flash program memory write
    NVMCON1bits.LWLO = 0;
}
NVMCON2 = 0x55;
NVMCON2 = 0xAA;
NVMCON1bits.WR = 1;
if (NVMCON1bits.LWLO==0)
{
    __delay_us(100);
}
NOP();
NOP();

writeAddr++;
}
```

Note: The `__delay_us()` function uses a `#define` macro definition. For the intrinsic `__delay_us()` function to work correctly, the value of the `_XTAL_FREQ` must be clearly defined. This macro is defined in the `device_config.h` file if the code is generated using MCC. The value of `XTAL_FREQ` is equal to the system clock frequency.

**Affected Silicon Revisions**

A1	A2						
X	-						

## 1.7 Module: Capture/Compare/PWM Module (CCP)

### 1.7.1 Wrong Duty Cycle for CCP Module

While in PWM mode and the Timer2 prescaler is configured to 1:1, the duty cycle of the PWM output is as expected. When the Timer2 prescaler is changed to a value other than 1:1, while `T2PR = 0` (PWM resolution of two bits), the expected duty cycle is wrong. The corrected duty cycle values are shown in the table below.

**Table 1-1. Corrected Duty Cycle Values**

Prescaler/CCPR	0	1	2	3	4
1:1	0%	25%	50%	75%	100%
1:2	50%	75%	50%	75%	100%
1:4...1:128	75%	75%	75%	75%	100%

**Work around**

None.

**Affected Silicon Revisions**

A1	A2						
X	-						

## 1.8 Module: Signal Measurement Timer (SMT)

### 1.8.1 Reset Bit

If the SMT clock prescaler is set to any value other than '00', setting the RST bit will cause the module to stop working. The RST bit will remain at the value '1', the counter will not increment, and no interrupts will be generated. The problem is cleared by turning the module off and on, or by a device reset.

#### Work around

##### Method 1:

Do not set the RST bit; manual reset is usually not required for typical operation because the measurement logic will reset the counter automatically.

##### Method 2:

Write zero to the counter manually. The module enable or the clock should be disabled during this.

##### Method 3:

Use 1:1 prescaler (PS = 00).

##### Method 4:

Use the CLKREF subsystem to provide a prescaled clock and set PS = 00.

#### Affected Silicon Revisions

A1	A2						
X	X						

## 1.9 Module: Universal Asynchronous Receiver Transmitter

### 1.9.1 Synchronous Mode Transmissions

In synchronous mode if the TXREG is loaded with a new byte while the EUSART is shifting out the 8th bit of the previous byte, then only one bit of the new byte gets shifted out. After this bit is shifted out, the transmission stops and the data is lost. If using 9-bit transmission, then this occurs on the 9th bit.

#### Work around

Write to the TXREG earlier in the transmission or wait for the TXIF flag bit to be set before writing a second byte.

#### Affected Silicon Revisions

A1	A2						
X	-						

### 1.9.2 Double Byte Transmit

Under certain conditions, a byte written to the TXREG register can be transmitted twice. This happens when a byte is written to TXREG just as the TSR register becomes empty. This new byte is immediately transferred to the TSR register, but also remains in the TXREG register until the completion of the current instruction cycle. If the new byte in the TSR register is transmitted before this instruction cycle has completed, the duplicate in the TXREG register will subsequently be transferred to the TSR register on the following instruction clock cycle and transmitted.

#### Work around

##### Method 1:

Monitor the Transmit Interrupt Flag (TXIF) bit. Writes to the TXREG register can be performed once the TXIF bit is set, indicating that the TXREG register is empty. If using this method, ensure that the second byte is filled in the TXREG before bit 6 of the first byte is transmitted. If the delay is more than six bit times, there is a possibility of double byte transmission.

### Method 2:

Monitor the TMRT bit of the TXxSTA register. Writes to the TXREG register can be performed once the TMRT bit is set, indicating that the Transmit Shift Register (TSR) is empty. This work around can be applied if back-to-back transmissions are not necessary.

### Affected Silicon Revisions

A1	A2						
X	-						

## 1.10 Module: Watchdog Timer (WDT)

### 1.10.1 Window Operation in Doze Mode

When enabling the Windowed operation mode in Doze mode, a window violation error is issued even though the window is open and armed. This condition occurs only when the window size is set to a value other than 100% open.

### Work around

#### Method 1:

Use the Windowed operation mode in any mode other than Doze. If disabling the Doze mode is not an option, use the WWDT module without enabling the window.

#### Method 2:

If the device is in Doze mode, perform the arming process for the window in Normal mode and return to the Doze mode.

#### Method 3:

If there is an Interrupt Service Routine (ISR) in the application code, the arming within the window can be done inside the ISR with the ROI bit of the CPUDOZE register being set.

### Affected Silicon Revisions

A1	A2						
X	-						

## **2. Data Sheet Clarifications**

The following typographic corrections and clarifications are to be noted for the latest version of the device data sheet (DS40002002**B**):

**Note:**

Corrections are shown in **bold**. Where possible, the original bold text formatting has been removed for clarity.

### **2.1 None**

There are no known data sheet clarifications as of this publication date.

### 3. Appendix A: Revision History

Doc Rev.	Date	Comments
A	11/2022	<ul style="list-style-type: none"><li>• New document, split from Microchip errata <a href="#">DS40002052B</a>. This errata documents current silicon and data sheet issues for the PIC16(L)F18425/45 family and its data sheet (DS40002002). Refer to DS40002052 for a complete history.</li><li>• Added new Silicon Revision (A2)</li><li>• Updated <i>Table.1 - Silicon Device Identification</i></li><li>• Added new errata:<ul style="list-style-type: none"><li>– 1.1.2, Double Sample Conversions (ADCC)</li><li>– 1.2.1, Missing Codes with FVR Reference</li><li>– 1.3.1, The I2C Start and/or Stop Flags May Be Set When I2C Is Enabled</li><li>– 1.4.1, Low-Voltage Programming Not Possible</li><li>– 1.6.2, PFM Back to Back Writes</li><li>– 1.7.1, Wrong Duty Cycle for CCP Module</li><li>– 1.8.1, Reset Bit (SMT)</li><li>– 1.9.1, Synchronous Mode Transmissions (USART)</li><li>– 1.9.2, Double Byte Transmit (USART)</li></ul></li></ul>

## Microchip Information

---

### The Microchip Website

---

Microchip provides online support via our website at [www.microchip.com/](http://www.microchip.com/). This website is used to make files and information easily available to customers. Some of the content available includes:

- **Product Support** – Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- **General Technical Support** – Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip design partner program member listing
- **Business of Microchip** – Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

### Product Change Notification Service

---

Microchip's product change notification service helps keep customers current on Microchip products. Subscribers will receive email notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, go to [www.microchip.com/pcn](http://www.microchip.com/pcn) and follow the registration instructions.

### Customer Support

---

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Embedded Solutions Engineer (ESE)
- Technical Support

Customers should contact their distributor, representative or ESE for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in this document.

Technical support is available through the website at: [www.microchip.com/support](http://www.microchip.com/support)

### Microchip Devices Code Protection Feature

---

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is "unbreakable". Code protection is constantly evolving. Microchip is committed to continuously improving the code protection features of our products.

### Legal Notice

---

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded

by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at [www.microchip.com/en-us/support/design-help/client-support-services](http://www.microchip.com/en-us/support/design-help/client-support-services).

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

## Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet- Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePicta, TimeProvider, TrueTime, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, Clockstudio, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, GridTime, IdealBridge, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, IntelliMOS, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, KoD, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQL, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, Trusted Time, TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2022, Microchip Technology Incorporated and its subsidiaries. All Rights Reserved.

ISBN: 978-1-6683-1591-0



## Quality Management System

---

For information regarding Microchip's Quality Management Systems, please visit [www.microchip.com/quality](http://www.microchip.com/quality).

## Worldwide Sales and Service

AMERICAS	ASIA/PACIFIC	ASIA/PACIFIC	EUROPE
<b>Corporate Office</b> 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: <a href="http://www.microchip.com/support">www.microchip.com/support</a> Web Address: <a href="http://www.microchip.com">www.microchip.com</a>	<b>Australia - Sydney</b> Tel: 61-2-9868-6733 <b>China - Beijing</b> Tel: 86-10-8569-7000 <b>China - Chengdu</b> Tel: 86-28-8665-5511 <b>China - Chongqing</b> Tel: 86-23-8980-9588 <b>China - Dongguan</b> Tel: 86-769-8702-9880 <b>China - Guangzhou</b> Tel: 86-20-8755-8029 <b>China - Hangzhou</b> Tel: 86-571-8792-8115 <b>China - Hong Kong SAR</b> Tel: 852-2943-5100 <b>China - Nanjing</b> Tel: 86-25-8473-2460 <b>China - Qingdao</b> Tel: 86-532-8502-7355 <b>China - Shanghai</b> Tel: 86-21-3326-8000 <b>China - Shenyang</b> Tel: 86-24-2334-2829 <b>China - Shenzhen</b> Tel: 86-755-8864-2200 <b>China - Suzhou</b> Tel: 86-186-6233-1526 <b>China - Wuhan</b> Tel: 86-27-5980-5300 <b>China - Xian</b> Tel: 86-29-8833-7252 <b>China - Xiamen</b> Tel: 86-592-2388138 <b>China - Zhuhai</b> Tel: 86-756-3210040	<b>India - Bangalore</b> Tel: 91-80-3090-4444 <b>India - New Delhi</b> Tel: 91-11-4160-8631 <b>India - Pune</b> Tel: 91-20-4121-0141 <b>Japan - Osaka</b> Tel: 81-6-6152-7160 <b>Japan - Tokyo</b> Tel: 81-3-6880-3770 <b>Korea - Daegu</b> Tel: 82-53-744-4301 <b>Korea - Seoul</b> Tel: 82-2-554-7200 <b>Malaysia - Kuala Lumpur</b> Tel: 60-3-7651-7906 <b>Malaysia - Penang</b> Tel: 60-4-227-8870 <b>Philippines - Manila</b> Tel: 63-2-634-9065 <b>Singapore</b> Tel: 65-6334-8870 <b>Taiwan - Hsin Chu</b> Tel: 886-3-577-8366 <b>Taiwan - Kaohsiung</b> Tel: 886-7-213-7830 <b>Taiwan - Taipei</b> Tel: 886-2-2508-8600 <b>Thailand - Bangkok</b> Tel: 66-2-694-1351 <b>Vietnam - Ho Chi Minh</b> Tel: 84-28-5448-2100	<b>Austria - Wels</b> Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 <b>Denmark - Copenhagen</b> Tel: 45-4485-5910 Fax: 45-4485-2829 <b>Finland - Espoo</b> Tel: 358-9-4520-820 <b>France - Paris</b> Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79 <b>Germany - Garching</b> Tel: 49-8931-9700 <b>Germany - Haan</b> Tel: 49-2129-3766400 <b>Germany - Heilbronn</b> Tel: 49-7131-72400 <b>Germany - Karlsruhe</b> Tel: 49-721-625370 <b>Germany - Munich</b> Tel: 49-89-627-144-0 Fax: 49-89-627-144-44 <b>Germany - Rosenheim</b> Tel: 49-8031-354-560 <b>Israel - Ra'anana</b> Tel: 972-9-744-7705 <b>Italy - Milan</b> Tel: 39-0331-742611 Fax: 39-0331-466781 <b>Italy - Padova</b> Tel: 39-049-7625286 <b>Netherlands - Drunen</b> Tel: 31-416-690399 Fax: 31-416-690340 <b>Norway - Trondheim</b> Tel: 47-72884388 <b>Poland - Warsaw</b> Tel: 48-22-3325737 <b>Romania - Bucharest</b> Tel: 40-21-407-87-50 <b>Spain - Madrid</b> Tel: 34-91-708-08-90 Fax: 34-91-708-08-91 <b>Sweden - Gothenberg</b> Tel: 46-31-704-60-40 <b>Sweden - Stockholm</b> Tel: 46-8-5090-4654 <b>UK - Wokingham</b> Tel: 44-118-921-5800 Fax: 44-118-921-5820