

Product Change Notification / SYST-07GYZY565

Date:

17-Oct-2022

Product Category:

16-Bit - Microcontrollers and Digital Signal Controllers

PCN Type:

Document Change

Notification Subject:

ERRATA - dsPIC33CK64MC105 Family Silicon Errata and Data Sheet Clarification

Affected CPNs:

SYST-07GYZY565_Affected_CPN_10172022.pdf SYST-07GYZY565_Affected_CPN_10172022.csv

Notification Text:

SYST-07GYZY565

Microchip has released a new Errata for the dsPIC33CK64MC105 Family Silicon Errata and Data Sheet Clarification of devices. If you are using one of these devices please read the document located at dsPIC33CK64MC105 Family Silicon Errata and Data Sheet Clarification.

Notification Status: Final

Description of Change: Updated version issued for silicon revision A3.

Impacts to Data Sheet: None

Reason for Change: To Improve Productivity

Change Implementation Status: Complete

Date Document Changes Effective: 17 Oct 2022

NOTE: Please be advised that this is a change to the document only the product has not been changed.

Markings to Distinguish Revised from Unrevised Devices: N/A

Attachments:
dsPIC33CK64MC105 Family Silicon Errata and Data Sheet Clarification
Please contact your local Microchip sales office with questions or concerns regarding this notification.
Terms and Conditions:
If you wish to <u>receive Microchip PCNs via email</u> please register for our PCN email service at our <u>PCN</u> home page select register then fill in the required fields. You will find instructions about registering for Microchips PCN email service in the <u>PCN FAQ</u> section.
If you wish to <u>change your PCN profile, including opt out,</u> please go to the <u>PCN home page</u> select login and sign into your myMicrochip account. Select a profile option from the left navigation bar and make the applicable selections.

Affected Catalog Part Numbers (CPN)

DSPIC33CK32MC102-E/2N

DSPIC33CK32MC102-E/M6

DSPIC33CK32MC102-E/SS

DSPIC33CK32MC102-H/2N

DSPIC33CK32MC102-H/M6

DSPIC33CK32MC102-H/SS

DSPIC33CK32MC102-I/2N

DSPIC33CK32MC102-I/M6

DSPIC33CK32MC102-I/SS

DSPIC33CK32MC102T-E/2N

DSPIC33CK32MC102T-E/M6

DSPIC33CK32MC102T-E/SS

DSPIC33CK32MC102T-I/2N

DSPIC33CK32MC102T-I/M6

DSPIC33CK32MC102T-I/SS

DSPIC33CK32MC103-E/M5

DSPIC33CK32MC103-E/M5VAO

DSPIC33CK32MC103-H/M5

DSPIC33CK32MC103-I/M5

DSPIC33CK32MC103T-E/M5

DSPIC33CK32MC103T-E/M5VAO

DSPIC33CK32MC103T-I/M5

DSPIC33CK32MC105-E/M4

DSPIC33CK32MC105-E/PT

DSPIC33CK32MC105-E/PTVAO

DSPIC33CK32MC105-H/M4

DSPIC33CK32MC105-H/PT

DSPIC33CK32MC105-I/M4

DSPIC33CK32MC105-I/PT

DSPIC33CK32MC105-I/PTVAO

DSPIC33CK32MC105T-E/M4

DSPIC33CK32MC105T-E/PT

DSPIC33CK32MC105T-E/PTVAO

DSPIC33CK32MC105T-I/M4

DSPIC33CK32MC105T-I/PT

DSPIC33CK32MC105T-I/PTVAO

DSPIC33CK64MC102-E/2N

DSPIC33CK64MC102-E/M6

DSPIC33CK64MC102-E/SS

DSPIC33CK64MC102-H/2N

DSPIC33CK64MC102-H/M6

DSPIC33CK64MC102-H/SS

DSPIC33CK64MC102-I/2N

DSPIC33CK64MC102-I/M6

DSPIC33CK64MC102-I/SS

DSPIC33CK64MC102T-E/2N

Date: Sunday, October 16, 2022

SYST-07GYZY565 - ERRATA - dsPIC33CK64MC105 Family Silicon Errata and Data Sheet Clarification

DSPIC33CK64MC102T-E/M6

DSPIC33CK64MC102T-E/SS

DSPIC33CK64MC102T-I/2N

DSPIC33CK64MC102T-I/M6

DSPIC33CK64MC102T-I/SS

DSPIC33CK64MC103-E/M5

DSPIC33CK64MC103-E/M5VAO

DSPIC33CK64MC103-H/M5

DSPIC33CK64MC103-I/M5

DSPIC33CK64MC103T-E/M5

DSPIC33CK64MC103T-I/M5

DSPIC33CK64MC105-E/M4

DSPIC33CK64MC105-E/M4VAO

DSPIC33CK64MC105-E/PT

DSPIC33CK64MC105-E/PTVAO

DSPIC33CK64MC105-H/M4

DSPIC33CK64MC105-H/M4VAO

DSPIC33CK64MC105-H/PT

DSPIC33CK64MC105-I/M4

DSPIC33CK64MC105-I/PT

DSPIC33CK64MC105-I/PTVAO

DSPIC33CK64MC105T-E/M4

DSPIC33CK64MC105T-E/PT

DSPIC33CK64MC105T-E/PTVAO

DSPIC33CK64MC105T-I/M4

DSPIC33CK64MC105T-I/PT

DSPIC33CK64MC105T-I/PTVAO

Date: Sunday, October 16, 2022



dsPIC33CK64MC105 Family Silicon Errata and Data Sheet Clarification

The dsPIC33CK64MC105 family devices that you have received conform functionally to the current Device Data Sheet (DS70005399**D**), except for the anomalies described in this document.

The silicon issues discussed in the following pages are for silicon revisions with the Device and Revision IDs listed in Table 1. The silicon issues are summarized in Table 2.

The errata described in this document will be addressed in future revisions of the dsPIC33CK64MC105 silicon.

Note: This document summarizes all silicon errata issues from all revisions of silicon, previous as well as current. Only the issues indicated in the last column of Table 2 apply to the current silicon revision (A3).

Data Sheet clarifications and corrections start on page 5, following the discussion of silicon issues.

The silicon revision level can be identified using the current version of MPLAB® IDE and Microchip's programmers, debuggers, and emulation tools, which are available at the Microchip corporate website (www.microchip.com).

For example, to identify the silicon revision level using MPLAB IDE in conjunction with a hardware debugger:

- Using the appropriate interface, connect the device to the hardware debugger.
- 2. Open an MPLAB IDE project.
- 3. Configure the MPLAB IDE project for the appropriate device and hardware debugger.
- 4. Based on the version of MPLAB IDE you are using, do one of the following:
 - a) For MPLAB IDE 8, select <u>Programmer ></u> Reconnect.
 - b) For MPLAB X IDE, select <u>Window > Dashboard</u> and click the **Refresh Debug Tool**Status icon ().
- 5. Depending on the development tool used, the part number *and* Device Revision ID value appear in the **Output** window.

Note: If you are unable to extract the silicon revision level, please contact your local Microchip sales office for assistance.

The DEVREV values for the various dsPIC33CK64MC105 silicon revisions are shown in Table 1.

TABLE 1: SILICON DEVREV VALUES

Dord Normhou	Device ID ⁽¹⁾	Revision ID for Silicon Revision			
Part Number	Device ID(*)	A1	А3		
dsPIC33CK32MP102	0x9900				
dsPIC33CK32MP103	0x9901				
dsPIC33CK32MP105	0x9902	0x0001	0x0003		
dsPIC33CK64MP102	0x9910	000001	0x0003		
dsPIC33CK64MP103	0x9911]			
dsPIC33CK64MP105	0x9912				

Note 1: The Device IDs (DEVID and DEVREV) are located at the last two implemented addresses of configuration memory space. They are shown in hexadecimal in the format "DEVID DEVREV".

TABLE 2: SILICON ISSUE SUMMARY

Module	Feature	Item Number	Issue Summary		cted sions
		Number		A 1	А3
CPU	div.sd Instruction	1.	When using the signed 32-by-16-bit division instruction, div.sd, the Overflow bit is not getting set when an overflow occurs.	Х	Х
I ² C	Interrupt	2.	In Slave mode, an incorrect interrupt is generated with DHEN = 1.	Х	Х
I ² C	Idle	3.	SFRs are reset in Idle mode.	Х	Х
Oscillator	VCO Dividers	4.	Main and auxiliary PLL external VCO dividers can fail to output the clock signal.	Х	
PWM	Time Base Capture	5.	PWM Capture Status (CAP) flag will not set again under certain conditions.	Х	Х
UART	Sleep	6.	When waking from Sleep with a UART reception, SLPEN needs to be set in addition to WAKE = 1.	Х	Х
UART	IrDA [®]	7.	IrDA not functional.	Х	Х

Silicon Errata Issues

Note:

This document summarizes all silicon errata issues from all revisions of silicon, previous as well as current. Only the issues indicated by the shaded column in the following tables apply to the current silicon revision (A3).

1. Module: CPU

When using the Signed 32-by-16-Bit Division instruction, div.sd, the Overflow bit may not always get set when an overflow occurs. This erratum only affects operations in which at least one of the following conditions is true:

- · Dividend and divisor differ in sign
- Dividend > 0x3FFFFFFF, or
- Dividend < 0xC0000000

Work around

The application software must perform both the following actions to handle possible undetected overflow conditions:

- a) The value of the dividend must always be constrained to be in the following range: $0xC0000000 \le Dividend \le 0x3FFFFFFF$.
- b) If the dividend and divisor differ in sign (e.g., dividend is negative and divisor is positive), then after executing the div.sd instruction or the compiler built-in function, __builtin_divsd(), inspect the sign of the resultant quotient. If the quotient is found to be a positive number, then treat it as an overflow condition.

Affected Silicon Revisions

A 1	А3			
Χ	Χ			

2. Module: I²C

In Slave mode with DHEN = 1 (Data Hold Enable), if software sends a NACK, a Slave interrupt is asserted at the 9th falling edge of the clock.

Work around

Software should ignore the Slave interrupt that is asserted after sending a NACK.

Affected Silicon Revisions

A 1	А3			
Χ	Χ			

3. Module: I²C

In Slave mode, the SFRs are reset when the device is in Idle and the module is set for discontinue in Idle (I2CSIDL).

Work around

None.

Affected Silicon Revisions

A 1	А3			
Χ	Х			

4. Module: Oscillator

At PLL start-up, the main PLL VCO dividers may occasionally halt and not provide a clock output. The VCO dividers can be selected as clock sources for different peripheral modules, including the ADC, PWM, DAC, UART, etc. VCO divider outputs, Fvco/2, Fvco/3, Fvco/4, FvcoDIV, are affected.

Work around

- Use another clock source, such as the Fosc or PLL Output (FPOLLO) instead of the VCO dividers.
- If the application requires the VCO divider, test the clock source before using the peripheral in the end application. System resources, including a timer, I/O pin state or interrupts, can be used to detect and verify peripheral activity for presence of the VCO divider clock output. Any type of Reset may recover the VCO divider clock (Software Reset, WDT, MCLR or POR).

Affected Silicon Revisions

A 1	А3			
Х				

5. Module: PWM

When using a PWM Control Input (PCI) to trigger a time base capture, the Capture Status flag, CAP (PGxSTAT[5]), may not set again under certain conditions. When a subsequent PWM capture event occurs while, or just after, reading the current capture value from the PGxCAP register, the Capture Status Flag, CAP, will not set again.

Work around

Read the PWM Generator Capture (PGxCAP) register at a known time to avoid the condition. The timing of the PGxCAP read operation can be scheduled by using PWM Generator x interrupt or any of the PWM event interrupts corresponding to the PCI event that triggered the time base capture. Read the PGxCAP value after the CAP bit has set within the interrupt.

Affected Silicon Revisions

A 1	А3			
Χ	Χ			

6. Module: UART

When waking from Sleep with a UART reception, SLPEN needs to be set in addition to WAKE = 1.

Work around

Set the SPLEN bit in addition to WAKE before entering Sleep.

Affected Silicon Revisions

A 1	А3			
Χ	Χ			

7. Module: UART

The IrDA module is not functional.

Work around

None.

Affected Silicon Revisions

A 1	А3			
Χ	Χ			

Data Sheet Clarifications

The following typographic corrections and clarifications are to be noted for the latest version of the device data sheet (DS70005399 \mathbf{D}):

Note: Corrections are shown in **bold**. Where possible, the original bold text formatting has been removed for clarity.

None.

APPENDIX A: DOCUMENT REVISION HISTORY

Rev A Document (8/2020)

Initial version of this document; issued for revision A1.

Rev B Document (9/2022)

Updated version issued for silicon revision A3.

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not
 mean that we are guaranteeing the product is "unbreakable" Code protection is constantly evolving. Microchip is committed to
 continuously improving the code protection features of our products.

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at https://www.microchip.com/en-us/support/design-help/client-support-services.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AVR, AVR logo, AVR Freaks, Bes Time, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, TrueTime, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, Clockstudio, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, GridTime, IdealBridge, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, IntelliMOS, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, KoD, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQI, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, Trusted Time, TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2020-2022, Microchip Technology Incorporated and its subsidiaries.

All Rights Reserved.

ISBN: 978-1-6683-1208-7



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199

Tel: 480-792-7200 Fax: 480-792-7277 Technical Support:

http://www.microchip.com/

support Web Address:

www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI

Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Fax: 317-773-5453 Tel: 317-536-2380 Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270

Canada - Toronto Tel: 905-695-1980 Fax: 905-695-2078

ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

China - Beijing Tel: 86-10-8569-7000

China - Chengdu Tel: 86-28-8665-5511

China - Chongqing Tel: 86-23-8980-9588

China - Dongguan Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

China - Shanghai Tel: 86-21-3326-8000

China - Shenyang Tel: 86-24-2334-2829

China - Shenzhen Tel: 86-755-8864-2200

China - Suzhou Tel: 86-186-6233-1526

China - Wuhan Tel: 86-27-5980-5300

China - Xian Tel: 86-29-8833-7252

China - Xiamen
Tel: 86-592-2388138

China - Zhuhai Tel: 86-756-3210040

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631

India - Pune Tel: 91-20-4121-0141

Japan - Osaka Tel: 81-6-6152-7160

Japan - Tokyo Tel: 81-3-6880- 3770

Korea - Daegu

Tel: 82-53-744-4301 **Korea - Seoul** Tel: 82-2-554-7200

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

Singapore Tel: 65-6334-8870

Taiwan - Hsin Chu Tel: 886-3-577-8366

Taiwan - Kaohsiung Tel: 886-7-213-7830

Taiwan - Taipei Tel: 886-2-2508-8600

Thailand - Bangkok Tel: 66-2-694-1351

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen Tel: 45-4485-5910 Fax: 45-4485-2829

Finland - Espoo Tel: 358-9-4520-820

France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

Germany - Garching Tel: 49-8931-9700

Germany - Haan Tel: 49-2129-3766400

Germany - Heilbronn Tel: 49-7131-72400

Germany - Karlsruhe Tel: 49-721-625370

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Germany - Rosenheim Tel: 49-8031-354-560

Israel - Ra'anana Tel: 972-9-744-7705

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Padova Tel: 39-049-7625286

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Norway - Trondheim Tel: 47-7288-4388

Poland - Warsaw Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Gothenberg Tel: 46-31-704-60-40

Sweden - Stockholm Tel: 46-8-5090-4654

UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820