

Product Change Notification / SYST-05XJMF681

Date:

07-Oct-2022

Product Category:

8-bit Microcontrollers

PCN Type:

Document Change

Notification Subject:

ERRATA - PIC18(L)F26/45/46K40 Family Silicon Errata and Data Sheet Clarification

Affected CPNs:

SYST-05XJMF681_Affected_CPN_10072022.pdf SYST-05XJMF681_Affected_CPN_10072022.csv

Notification Text:

SYST-05XJMF681

Microchip has released a new Errata for the PIC18(L)F26/45/46K40 Family Silicon Errata and Data Sheet Clarification of devices. If you are using one of these devices please read the document located at PIC18(L)F26/45/46K40 Family Silicon Errata and Data Sheet Clarification.

Notification Status: Final

Description of Change: Update PFM back-to-back workaround. Move software breakpoints to PIC18 Debug Executive.

Impacts to Data Sheet: None

Change Implementation Status: Complete

Date Document Changes Effective: 07 Oct 2022

NOTE: Please be advised that this is a change to the document only the product has not been changed.

Markings to Distinguish Revised from Unrevised Devices::N/A

Attachments:

PIC18(L)F26/45/46K40 Family Silicon Errata and Data Sheet Clarification

Please contact your local Microchip sales office with questions or concerns regarding this notification.

Terms and Conditions:

If you wish to <u>receive Microchip PCNs via email</u> please register for our PCN email service at our PCN home page select register then fill in the required fields. You will find instructions about registering for Microchips PCN email service in the PCN FAQ section.

If you wish to <u>change your PCN profile</u>, <u>including opt out</u>, please go to the <u>PCN home page</u> select login and sign into your myMicrochip account. Select a profile option from the left navigation bar and make the applicable selections. Affected Catalog Part Numbers(CPN)

PIC18F26K40-E/SP PIC18LF26K40-E/SP PIC18F26K40-E/ML PIC18LF26K40-E/ML PIC18F26K40-E/MLVAO PIC18F26K40-E/SS PIC18LF26K40-E/SS PIC18F26K40-E/SSVAO PIC18LF26K40-E/SSVAO PIC18F26K40-E/SO PIC18LF26K40-E/SO PIC18F26K40-E/MV PIC18LF26K40-E/MV PIC18F45K40-E/P PIC18F46K40-E/P PIC18LF45K40-E/P PIC18LF46K40-E/P PIC18F45K40-E/MV PIC18F46K40-E/MV PIC18LF45K40-E/MV PIC18LF46K40-E/MV PIC18LF46K40-E/MVVAO PIC18F45K40-E/ML PIC18F46K40-E/ML PIC18LF45K40-E/ML PIC18LF46K40-E/ML PIC18F45K40-E/PT PIC18F46K40-E/PT PIC18LF45K40-E/PT PIC18LF46K40-E/PT PIC18F46K40-E/PTVAO PIC18F26K40-I/SP PIC18LF26K40-I/SP PIC18F26K40-I/ML PIC18LF26K40-I/ML PIC18F26K40-I/SSC03 PIC18F26K40-I/SS PIC18LF26K40-I/SS PIC18F26K40-I/SSV01 PIC18F26K40-I/SO PIC18LF26K40-I/SO PIC18F26K40-I/MV PIC18LF26K40-I/MV PIC18F26K40-I/MVVAO PIC18F45K40-I/P PIC18F46K40-I/P PIC18LF45K40-I/P PIC18LF46K40-I/P PIC18LF46K40-I/MVC02 PIC18F45K40-I/MV PIC18F46K40-I/MV PIC18LF45K40-I/MV PIC18LF46K40-I/MV PIC18F45K40-I/ML PIC18F46K40-I/ML PIC18LF45K40-I/ML

PIC18LF46K40-I/ML PIC18F45K40-I/PT PIC18F46K40-I/PT PIC18LF45K40-I/PT PIC18LF46K40-I/PT PIC18F45K40-I/PTV02 PIC18F46K40-I/PTV03 PIC18F46K40-I/PTVAO PIC18F26K40T-I/ML020 PIC18F26K40T-I/ML PIC18LF26K40T-I/ML PIC18F26K40T-I/SSC03 PIC18F26K40T-I/SS PIC18LF26K40T-I/SS PIC18F26K40T-I/SSV01 PIC18F26K40T-I/SO PIC18LF26K40T-I/SO PIC18F26K40T-I/MV PIC18LF26K40T-I/MV PIC18F26K40T-I/MVVAO PIC18LF46K40T-I/MVC02 PIC18F45K40T-I/MV PIC18F46K40T-I/MV PIC18LF45K40T-I/MV PIC18LF46K40T-I/MV PIC18F45K40T-I/ML PIC18F46K40T-I/ML PIC18LF45K40T-I/ML PIC18LF46K40T-I/ML PIC18F45K40T-I/PT PIC18F46K40T-I/PT PIC18LF45K40T-I/PT PIC18LF46K40T-I/PT PIC18F26K40T-E/ML PIC18F26K40T-E/MLVAO PIC18F26K40T-E/SS PIC18LF26K40T-E/SSV04 PIC18F26K40T-E/SSV06 PIC18F26K40T-E/SSVAO PIC18LF26K40T-E/SSVAO PIC18F26K40T-E/MV PIC18F45K40T-E/MV PIC18LF46K40T-E/MV PIC18F45K40T-E/MVVAO PIC18F46K40T-E/MVVAO PIC18F46K40T-E/MLC04 PIC18F46K40T-E/ML PIC18F46K40T-E/PT PIC18LF46K40T-E/PT PIC18F46K40T-E/PTVAO



PIC18(L)F26/45/46K40 Family Silicon Errata and Data Sheet Clarification

The PIC18(L)F26/45/46K40 devices that you have received conform functionally to the current device data sheet (DS40001816F), except for the anomalies described in this document.

The silicon issues discussed in the following pages are for silicon revisions with the Device and Revision IDs listed in the table below.

The errata described in this document will be addressed in future revisions of the PIC18(L)F26/45/46K40 silicon.

Note: This document summarizes all silicon errata issues from all revisions of silicon, previous as well as current.

Table 1. Silicon Device Identification

Part Number	Device ID	Revision ID	
		A3	A4
PIC18F26K40	0x6980	0xA003	0xA004
PIC18LF26K40	0x6A60	0xA003	0xA004
PIC18F45K40	0x6940	0xA003	0xA004
PIC18LF45K40	0x6A20	0xA003	0xA004
PIC18F46K40	0x6920	0xA003	0xA004
PIC18LF46K40	0x6A00	0xA003	0xA004

1. Silicon Issue Summary

Table 1-1. Silicon Issue Summary

Module	Feature	Item No. Issue Summary		Affected Revisions	
				A3	A4
	ADC Conversion	2.1.1.	Delay of one instruction cycle required prior to setting the ADGO bit when using ADCRC as the ADCC clock source	х	
	ADCRC Oscillator Operation in Sleep	2.1.2.	The ADCRC oscillator does not stop after conversion is complete in Sleep mode	х	x
	ADC Conversion with FVR	2.1.3.	Using FVR as the ADC positive voltage reference can cause missing codes	х	x
Analog-to-Digital	ADC conversion with F _{OSC} as clock	2.1.4.	The ADGO bit remains set when using F_{OSC} as clock source with clock divider	Х	X
Converter (ADC)	ADC operation in Burst Average mode	2.1.5.	The ADCNT register does not increment past ' 0b1' in Burst Average mode with double sampling enabled	Х	X
	Double Sample Conversions	2.1.6.	An unexpected acquisition time is added between the first and second conversions.	Х	Х
	ADC Acquisition Time	2.1.7.	Conversion during SLEEP mode when ADACQ=0 affects results on values in the upper half of the 10-bit range.	Х	X
	ADC Short in Precharge State	2.1.8.	ADC shorts briefly in pre-charge state when the corresponding analog pin is selected as an output.	Х	X
PIC18 Debug	Data Write Match Breakpoints	2.2.1.	Data write match breakpoints do not work when used on a location GSR space	Х	
Executive	Single Step Function (SSTEP)	2.2.2.	Single Step function does not execute at SW Breakpoint.	Х	Х
PIC18 Core	TBLRD	2.3.1.	TBLRD requires NVMREG value to point to appropriate memory	Х	
Program Flash	Endurance of PFM Cell	2.4.1.	Endurance of the PFM cell is lower than specified	Х	х
Memory (PFM)	Back to Back Writes	2.4.2.	Repetitive writes may cause write/erase failures.	Х	х
	SMBus 2.0 Voltage Level	2.5.1.	Input low-voltage threshold level is dependent on V_{DD}	Х	х
MSSP	SPI	2.5.2.	SSPBUF may become corrupted	Х	Х
	I2C	2.5.3.	Acknowledge failure on LF devices only	Х	

PIC18(L)F26/45/46K40

Silicon Issue Summary

continued				Affe	cted
Module	Feature	Item No.	Issue Summary	Revisions	
				A3	A4
	Min V _{DD} Specification	2.6.1.	V _{DDMIN} specifications are changed for LF devices only for -40°C and 0°C	Х	x
Electrical Specifications	FVR Specification	2.6.2.	FVR specifications require use above -20°C	Х	Х
	Analog-to-Digital Converter	2.6.3.	ADC offset error specification is +/- 3.0 LSb	Х	X
Timer0	Synchronous Mode	2.7.1.	TMR0 does not function properly in Sync mode	Х	x
Windowed Watchdog Timer	WWDT operation in Doze mode	2.8.1.	Erroneous window violation error occurs in Doze mode	Х	X
NVM	NVMERR bit operation	2.9.1.	NVMERR bit is set incorrectly due to specific Reset events	Х	Х
Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART)	Transmit mode	2.10.1.	Possible duplicate byte transmitted	Х	X
Capture/ Compare/PWM Module (CCP)	PWM mode	2.11.1.	Duty cycle values are incorrect	Х	Х
In-Circuit Serial Programming [™]	Low-Voltage Programming	2.12.1.	Low-Voltage Programming is not possible when V_{DD} is below BORV while BOR is enabled	Х	Х

2. Silicon Errata Issues

CAUTION Notice: This document summarizes all silicon errata issues from all revisions of silicon, previous as well as current. Only the issues indicated by the bold font in the following tables apply to the current silicon revision.

2.1 Module: ADCC - Analog-to-Digital Converter with Computation

2.1.1 ADC Conversion

When using the ADCRC as the clock source for ADCC, there is a delay of one instruction cycle between the user setting the ADGO bit and being able to read it set. This can lead to a false conversion complete scenario (i.e., ADGO being cleared), depending if the user code has a bit clear test BTFSC instruction on the ADGO bit, immediately after setting the ADGO bit. See code example below.

BSF ADCON0, ADGO	;	Start conversion
BTSFC ADCON0, ADGO	;	Is conversion done?
GOTO \$-1	;	No, test again

Work around

Add a NOP instruction after setting the ADGO bit and before testing the bit for completion of conversion. See code example below.

BSF ADCON0, ADGO	;	Start conversion
NOP BTSFC ADCONO, ADGO GOTO \$-1	; ;	Is conversion done? No, test again

Affected Silicon Revisions



2.1.2 ADCRC Oscillator Operation in Sleep

If the part is in Sleep and the ADCRC oscillator is used as clock source to the ADC, the oscillator continues to run after the conversion is complete. This will increase the current consumption in Sleep mode. The oscillator will stop after the device exits Sleep mode and resumes normal code execution.

Work around

None.

Affected Silicon Revisions

A3	A4
Х	Х

2.1.3 Missing Codes with FVR Reference

Using the FVR as the positive voltage reference for the ADC can cause an increase in missing codes.

Work around Method 1:

Increase the bit conversion time, known as T_{AD} , to 8 µs or higher.

Method 2:

Use V_{DD} as the positive voltage reference to the ADC.

Affected Silicon Revisions

A 3	A 4
Х	X

2.1.4 ADC GO Bit May Remain Set When the Clock Source is FOSC

When using F_{OSC} as the clock source (ADCON0.CS = 0) and any clock divider setting other than $F_{OSC}/2$ is selected, the ADGO bit remains set and the conversion does not complete.

Work around

Method 1:

When using F_{OSC} as the clock source (ADCON0.CS = 0), clear the ADCLK register value to zero (ADCLK.CS = 0) and ensure that the F_{OSC} frequency does not violate any timing requirements for the ADC.

Method 2:

Use ADCRC as the clock source (ADCON0.CS = 1).

Affected Silicon Revisions

A 3	A4	
Х	X	

2.1.5 ADCC Burst Average Mode

When the ADCC is operated in Burst Average mode (ADMD = 0b011 in the ADCON2 register) while enabling noncontinuous operation and double-sampling (ADCONT = 0 in the ADCON0 register and ADDSEN = 1 in the ADCON1 register), the value in the ADCNT register does not increment beyond '0b1' toward the value in the ADRPT register.

Work around

When operating the ADCC in Burst Average mode with double-sampling, enable continuous operation of the module (ADCONT = 1 in the ADCON0 register) and set the Stop-on-Interrupt bit (the ADSOI bit in the ADCON3 register). After the interrupt occurs, perform appropriate threshold calculations in the software and retrigger ADCC as necessary.

Alternatively, if the CPU is in Low-Power Sleep mode, the ADCC in noncontinuous Burst Average mode can be operated with a single ADC conversion (ADDSEN = 0 in the ADCON1 register). Doing so compromises noise immunity for lower power consumption by preventing the device from waking up to perform threshold calculations in the software.

Affected Silicon Revisions



2.1.6 Double Sample Conversions

When enabling a Double Sample Conversion (DSEN = 1), with no Precharge time (ADPRE = 0) and no Acquisition time (ADACQ = 0), the maximum number of cycles of acquisition time is inserted prior to the second conversion. The first conversion will be performed as expected with no Precharge time and no Acquisition time. It is only between the first and second conversions where a maximum number of cycles of Acquisition time is performed unexpectedly.

Work around

- Method 1: Disable Double Sample Conversion (DSEN = 0) and perform two single conversions back to back.
- Method 2: If adding acquisition time is acceptable, then select no Precharge time, along with the desired Acquisition time.

Affected Silicon Revisions

A3	A 4	
X	X	

2.1.7 ADC Conversion Acquisition Time in Sleep (ADCC)

Conversion during SLEEP mode when ADACQ=0 affects results on values in the upper half of the 10-bit range. The analog input is disconnected for 3-4 uS and the first bit of the result becomes zero.

Work around

Add 5 counts of ADACQ time.

Affected Silicon Revisions

A3 A4 X X

2.1.8 ADC Short in Pre-Charge State

During the precharge state, if the analog pin on which the ADC conversion is performed is selected to be an output (such as LATx or ADGRDx), there is a 20 ns short between pullup/down and the external low/high states, resulting in an inaccurate ADC conversion reading.

Work around

None.

Affected Silicon Revisions



2.2 Module: PIC18 Debug Executive

2.2.1 Data Write Match Breakpoints

If the data in a GPR location is modified using any arithmetic instruction like INCF, ADDWF, SETF, CLRF, etc., the data write match breakpoint does not work. It works with MOVF, which moves the data into the same memory location. See code examples below.

1.

MOVLB 0x00 CLRF 0x08

PIC18(L)F26/45/46K40

Silicon Errata Issues

LOOP INCF GOTO LOOP	0x08	;Doesn't break when data breakpoint set @ 0x08 with data match for 0xAA
2.		
MOVLB MOVLW MOVF GOTO LOOP	0x00 0xAA 0x08	;Breaks when data breakpoint set @ 0x08 with data match for 0xAA

Work around

Use data write breakpoints without matching wherever possible.

Affected Silicon Revisions

A 3	A 4
Х	

2.2.2 Single Step function does not execute at SW Breakpoint.

The SW breakpoint occurs, but the SSTEP function does not execute at the breakpoint.

Work around

None.

Affected Silicon Revisions

A 3	A4	
X	X	

2.3 Module: PIC18 Core

2.3.1 TBLRD Requires NVMREG Value to Point to Appropriate Memory

The affected silicon revisions of the PIC18(L)F26/45/46K40 devices improperly require the NVMREG[1:0] bits in the NVMCON register to be set for TBLRD access of the various memory regions. The issue is most apparent in compiled C programs when the user defines a const type and the compiler uses TBLRD instructions to retrieve the data from Program Flash Memory (PFM). The issue is also apparent when the user defines an array in RAM for which the compiler creates start-up code, executed before main(), that uses TBLRD instructions to initialize RAM from PFM.

Work around

Assembly code:

Set the NVMREG[1:0] bits to select the appropriate memory region before executing TBLRD instructions.

C code:

Create an assembly file named powerup.as and include this file with the other files in the project. This file will change the NVMREG[1:0] bits to point to program Flash before any code is executed. Contents of the powerup.as file:

#include <xc.inc>
 GLOBAL powerup, start
 PSECT powerup, class=CODE, delta=1, reloc=2

Silicon Errata Issues

powerup: BSF NVMCON1, 7 GOTO start end

If there is a need to change the NVMREG[1:0] value to anything other than '10' and the Interrupt Service Routine uses constants or literal strings, then interrupts must be disabled before the change and restored to '10' before interrupts are enabled.

Affected Silicon Revisions

A 3	A4
X	

2.4 Module: Program Flash Memory (PFM)

2.4.1 Endurance of PFM is Lower than Specified

The Flash memory cell endurance specification (Parameter MEM30) is 1K cycles.

Work around None.

Affected Silicon Revisions

A3 A4 X X

2.4.2 PFM Back to Back Writes

When repetitive writes to non-volatile memory (Program Flash Memory) are performed, it could result in write/erase failures at some locations. The issue is due to latent timing in the non-volatile memory controller which can cause the write instruction to fail under certain conditions.

Work around

To avoid the issue, it is recommended to wait an additional 100us after the NVMCON1.WR bit has been set, allowing for the last word to be loaded into the write buffer.

```
NVMCON2 = 0x55;
NVMCON2 = 0xAA;
NVMCON1bits.WR = 1;
__delay_us(100);
NVMCON1bits.WREN = 0;
```

Note: The __delay_us() function uses a #define macro definition. For the intrinsic __delay_us() function to work correctly, the value of the _XTAL_FREQ must be clearly defined. This macro is defined in the device_config.h file if the code is generated using MCC. The value of XTAL_FREQ is equal to the system clock frequency.

Affected Silicon Revisions



2.5 Module: MSSP

2.5.1 SMBus 2.0 Voltage Level

The input low-voltage threshold level (V_{IL}) depends on V_{DD}, as follows:

 V_{IL} = 0.7 for V_{DD} < 4V

 V_{IL} = 0.8 for V_{DD} > 4V

Work around

None.

Affected Silicon Revisions

A3	A4
X	Х

2.5.2 MSSP SPI Client Mode

When operating in SPI Client mode, if the incoming SCK clock signal arrives during any of the conditions below, the SSPBUF Transmit Shift Register (TSR) may become corrupted. The byte transmitted to the client cannot be ensured to be correct, and the state of the WCOL bit may or may not indicate a write collision.

These conditions include:

- A write to an SFR
- A write to RAM following an SFR read
- A write to RAM prior to an SFR read

Work around

Method 1 (Interrupt based using \overline{SS}):

- 1. Connect the SS line to both the SS input and either an INT or IOC input pin.
- 2. Enable INT or IOC interrupts (interrupt on falling edge if available, otherwise check that $\overline{SS} == 0$ when the interrupt occurs).
- 3. Load SSPBUF with the data to be transmitted.
- 4. Continue program execution.
- 5. When the Interrupt Service Routine (ISR) is invoked, do either of the following:
 - a. Add a delay that ensures the first SCK clock will be complete, or
 - b. Poll SSPSTAT.BF (while(BF == 0)), and wait for the transmission/reception to complete.

Method 2 (Bit polling based using SS):

- 1. Load SSPBUF with the data to be transmitted.
- 2. Poll the \overline{SS} line and wait for the \overline{SS} to go active (while(!PORTx. $\overline{SS} == 0$)).
- 3. When \overline{SS} is active ($\overline{SS} == 0$), do either of the following:
 - a. Add a delay that ensures the first SCK clock will be complete, or
 - b. Poll SSPSTAT.BF (while(BF == 0)), and wait for the transmission/reception to complete.

Once one of these two methods are complete, it is safe to return to program execution.

Method 3 (SS not available):

- 1. Load SSPBUF with the data to be transmitted.
- 2. Poll SSPSTAT.BF (while(BF == 0)), and wait for the transmission/reception to complete.

Affected Silicon Revisions

A3 A4

x x

2.5.3 SMBus 2.0 Voltage Level

When using the MSSP to perform I2C communication and the voltage for V_{DD} is above 3.0 volts, the Acknowledge signal (ACK) does not always occur after the second address byte is received, as expected. This issue exhibits itself when the MSSP is configured either for 7-bit or 10-bit addressing and in either Master or Slave mode.

The issue occurs more frequently when using 10-bit addressing in Slave mode and the lower address bits (A7-A0) are transmitted by the Master on the SDA line.

Work around

Do not exceed 3.0 volts on V_{DD} when using an LF device.

Affected Silicon Revisions

A3	A 4
Х	

2.6 Module: Electrical Specifications

2.6.1 Min V_{DD} Specification (LF Devies Only)

 V_{DDMIN} specifications are changed for LF devices only at -40°C and 0°C as below.

 V_{DDMIN} for -40°C to 0°C = 2.3V

 V_{DDMIN} for 0°C to 25°C = 2.1V

Work around None.

Affected Silicon Revisions

A 3	A4	
X	Х	

2.6.2 FVR - Fixed Voltage Reference

At temperatures below -20°C, the output voltage for the FVR may be greater than the levels specified in the data sheet. This will apply to all three gain amplifier settings, (1X, 2X, 4X). The affected parameter numbers found in the data sheet are: FVR01 (1X gain setting), FVR02 (2X gain setting), and FVR03 (4X gain setting).

Work around

At temperatures above -20°C, the stated tolerances in the data sheet remain in effect. Operate the FVR only at temperatures above -20°C.

Affected Silicon Revisions

A 3	A4
X	X

2.6.3 ADC - Analog-to-Digital Converter

The table containing the Offset Error specification (AD04: EOFF) for the Analog-to-Digital Converter is modified. The updated value for Offset Error specification is +/- 3.0 LSb.

Work around

None.



2.7 Module: Timer0

2.7.1 Synchronous mode

Do not operate Timer0 in Synchronous mode.

Work around

Use TMR0 in Asynchronous Mode by setting the T0ASYNC bit in T0CON1 register. All functions of Timer0 operate properly in Asynchronous mode

Affected Silicon Revisions

A3	A4
X	X

2.8 Module: Windowed Watchdog Timer (WWDT)

2.8.1 Window Operation in Doze Mode

When the Windowed mode of operation is enabled in Doze mode, a window violation error is issued even though the window is open and has been armed. This condition occurs only when the window size is set to a value other than 100% open.

Work around

Method 1:

Use the Windowed mode of operation in any mode other than Doze. If disabling the Doze mode is not an option, use the WWDT module without the window being enabled.

Method 2:

If the device is in Doze mode, perform the arming process for the window in Normal mode and return to the Doze mode.

Method 3:

If there is an Interrupt Service Routine (ISR) in the application code, the arming within the window can be done inside the ISR with the ROI bit of the CPUDOZE register being set.

Affected Silicon Revisions



2.9 Module: Nonvolatile Memory (NVM)

2.9.1 NVMERR

When a Reset is issued while an NVM high-voltage operation is in progress, the NVMERR bit in the NVMCON0 register is set as expected. After clearing the NVMERR bit, if a Reset reoccurs, the NVMERR bit is set again regardless of whether an NVM operation is in progress or not. A successful write operation will clear the NVMERR condition.

Work around

None.

Affected Silicon Revisions

A 3	A4
X	X

2.10 Module: Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART)

2.10.1 Double Byte Transmit

Under certain conditions, a byte written to the TXREG register can be transmitted twice. This happens when a byte is written to TXREG just as the TSR register becomes empty. This new byte is immediately transferred to the TSR register, but also remains in the TXREG register until the completion of the current instruction cycle. If the new byte in the TSR register is transmitted before this instruction cycle has completed, the duplicate in the TXREG register will subsequently be transferred to the TSR register on the following instruction clock cycle and transmitted.

Work around

Method 1: Monitor the Transmit Interrupt Flag (TXIF) bit. Writes to the TXREG register can be performed once the TXIF bit is set, indicating that the TXREG register is empty. If using this method, ensure that the second byte is filled in the TXREG before bit 6 of the first byte is transmitted. If the delay is more than six bit times, there is a possibility of double byte transmission.

Method 2: Monitor the TMRT bit of the TXxSTA register. Writes to the TXREG register can be performed once the TMRT bit is set, indicating that the Transmit Shift Register (TSR) is empty. This work around can be applied if back-to-back transmissions are not necessary.

Affected Silicon Revisions

A 3	A 4
Х	Х

2.11 Module: Capture/Compare/PWM Module (CCP)

2.11.1 Wrong Duty Cycle for CCP Module

While in PWM mode and the Timer2 prescaler is configured to 1:1, the duty cycle of the PWM output is as expected. When the Timer2 prescaler is changed to a value other than 1:1, while T2PR = 0 (PWM resolution of two bits), the expected duty cycle is wrong. The corrected duty cycle values are shown in the table below.

PIC18(L)F26/45/46K40

Silicon Errata Issues

Table 2-1. Corrected Duty Cycle Values

Prescaler/CCPR	0	1	2	3	4
1:1	0%	25%	50%	75%	100%
1:2	50%	75%	50%	75%	100%
1:41:128	75%	75%	75%	75%	100%

Work around

None.

Affected Silicon Revisions

A3	A 4	
Х	Х	

2.12 Module: Low-Voltage In-Circuit Serial Programming[™] (LVP)

2.12.1 Low-Voltage Programming Not Possible

Low-Voltage Programming is not possible when V_{DD} is below the selected BORV voltage level, while BOR is enabled.

Work around

Method 1: Disable BOR to use Low-Voltage Programming.

Method 2: Raise V_{DD} above the selected BORV level while using Low-Voltage Programming.

Affected Silicon Revisions



Rev. 00-000028A 9/28/2018

Rev. 00-000040A 9/28/2018

3. Data Sheet Clarifications

The following typographic corrections and clarifications are to be noted for the latest version of the device data sheet (DS40001816F):

Note:

Corrections are shown in **bold**. Where possible, the original bold text formatting has been removed for clarity.

3.1 Module: Pin Diagrams

3.1.1 28-pin SPDIP/SSOP/SOIC Pin Diagram

The correct marking for pin 26 on the 28-pin SPDIP/SSOP/SOIC package is RB5.

Figure 1. 28-pin SPDIP, SSOP, SOIC

	Ъ
1 28	BURB7/ICSPDAT
2 27	′□RB6/ICSPCLK
3 26	BRB5
4 25	5□RB4
5 24	I RB3
6 23	BRB2
7 22	PRB1
8 21	RB0
9 20	
10 19	₽□Vss
11 18	
12 17	′□RC6
13 16	RC5
14 15	FRC4
	3 26 4 25 5 24 6 23 7 22 8 21 9 20 10 19 11 18 12 17 13 16

3.1.2 40-pin PDIP Pin Diagram

The correct marking for pin 38 on the 40-pin SPDIP package is **RB5**.

Figure 3. 40-pin PDIP

MCLR/Vpp/RE3	40	RB7/ICSPDAT
RA0[2	39	RB6/ICSPCLK
RA1[]3	38	RB5
RA2	37	RB4
RA3	36	🗌 RB3
RA4[6	35	RB2
RA5	34	RB1
RE0[8	33	□rb0
RE1[]9	32	
RE2[10	31	⊒Vss
VDD 11	30	🗌 RD7
Vss 12	29	RD6
RA7[]13	28	RD5
RA6[14	27	🗌 RD4
RC0[15	26	□RC7
RC1[16	25	RC6
RC2[17	24	RC5
RC3	23	RC4
RD0[19	22	
RD1 20	21	
	21	F =

3.2 Module: Electrical Specifications

3.2.1 ADC Offset Error

Table 38-13 containing the Offset Error Specification (AD04 : E_{OFF}) for the Analog-to-Digital Converter is modified. The updated value for Offset Error Specification (AD04) is ±3.0 LSb.

3.2.2 ADC Conversion Timing Diagram

Refer to the images below for corrections of Figure 38-10 and Figure 38-11. Previously, the parameter numbers were incorrect.





Figure 38-10: ADC Conversion Timing (ADC Clock FOSC-Based)





3.2.3 Comparator Offset Error

Table 38-15 containing the Input Offset Voltage Error Specification (CM01 : V_{IOFF}) for the Comparator is modified. The updated value for Input Offset Voltage Specification (CM01) is ±60mV.

3.2.4 I/O Ports - I²C Threshold Values

Table 38-4 containing the Input Low Voltage with I²C levels specification (D303 : V_{IL}) for the I/O ports is modified. Refer to the table below for the updated value.

Param No.	Sym.	Characteristic	Min.	Typ.†	Max.	Units	Conditions			
		Input Low Voltage								
D303	V	I/O PORT:								
	VIL	VIL	VIL		with I ² C levels	_	_	0.3 V _{DD}	V	$2.0 V \leq V_DD \leq 5.5 V$
			_	-	0.25 V _{DD}	V	$1.8 V \leq V_DD < 2.0 V$			

3.3 Module: Analog-to-Digital Converter

3.3.1 ADC Clock Period vs Device Frequency

The ADCLK value for $F_{OSC}/16$ in Table 31-2 is incorrect. The correct value can be found in the table below.

	ck Period _{AD})		Device Frequency (F _{osc})						
ADC Clock Source	ADCLK	64 MHz	32 MHz	20 MHz	16 MHz	8 MHz	4 MHz	1 MHz	
F _{OSC} /2	000000	31.25 ns ⁽²⁾	62.5 ns ⁽²⁾	100 ns ⁽²⁾	125 ns ⁽²⁾	250 ns ⁽²⁾	500 ns ⁽²⁾	2.0 µs	
F _{OSC} /4	000001	62.5 ns ⁽²⁾	125 ns ⁽²⁾	200 ns ⁽²⁾	250 ns ⁽²⁾	500 ns ⁽²⁾	1.0 µs	4.0 µs	
F _{OSC} /6	000010	125 ns ⁽²⁾	187.5 ns ⁽²⁾	300 ns ⁽²⁾	375 ns ⁽²⁾	750 ns ⁽²⁾	1.5 µs	6.0 µs	
F _{OSC} /8	000011	187.5 ns ⁽²⁾	250 ns ⁽²⁾	400 ns ⁽²⁾	500 ns ⁽²⁾	1.0 µs	2.0 µs	8.0 µs ⁽³⁾	
F _{OSC} /16	000111	250 ns ⁽²⁾	500 ns ⁽²⁾	800 ns ⁽²⁾	1.0 µs	2.0 µs	4.0 µs	16.0 µs ⁽³⁾	
F _{OSC} /128	111111	2.0 µs	4.0 µs	6.4 µs	8.0 µs	16.0 μs ⁽³⁾	32.0 µs ⁽²⁾	128.0 μs ⁽²⁾	
FRC	ADCS=1	1.0-6.0 µs	1.0-6.0 μs	1.0-6.0 μs	1.0-6.0 μs	1.0-6.0 μs	1.0-6.0 μs	1.0-6.0 μs	

Note:

1. See T_{AD} parameter in the "Electrical Specifications" section for FRC source typical T_{AD} value.

- 2. These values violate the required T_{AD} time.
- 3. Outside the recommended T_{AD} time.
- 4. The ADC clock period (T_{AD}) and total ADC conversion time can be minimized when the ADC clock is derived from the system clock F_{OSC}. However, the FRC oscillator source must be used when conversions are to be performed with the device in Sleep mode.

PIC18(L)F26/45/46K40

Data Sheet Clarifications

3.3.2 ADCRS Bits Description in the ADCON2 Register

The description for the ADCRS[2:0] bits in the ADCON2 register is incorrect. The correct description is mentioned below.

3.3.2.1 ADCON2

Name: ADCON2

Bits 6:4 - ADCRS[2:0] ADC Accumulated Calculation Right Shift Select bits

Value	Condition	Description
1 to 6	ADMD = 'b100	Low-pass filter time constant is 2 ^{ADCRS} , filter gain is 1:1 ⁽²⁾
1 to 6	ADMD = 'b011 to 'b001	The accumulated value is right-shifted by ADCRS (divided by 2 ^{ADCRS}) ^(1,2)
X	ADMD = 'b000	These bits are ignored

3.3.3 ADC Precharge Time Control Register

Refer to the register below for the modified description of the ADPRE register.

3.3.3.1 ADPRE

Name:	ADPRE
Offset:	0xF5E

ADC Precharge Time Control Register

Bit	7	6	5	4	3	2	1	0
				ADPR	E[7:0]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 7:0 - ADPRE[7:0] Precharge Time Select bits

Table 3-1.

ADPRE	Precharge Time				
ADENL	ADCS != F _{RC}	ADCS = F _{RC}			
255	255 clock of F _{OSC}	255 clock of F _{RC}			
254	254 clock of F _{OSC}	254 clock of F _{RC}			
2	2 clock of F _{OSC}	2 clock of F _{RC}			
1	1 clock of F _{OSC}	1 clock of F _{RC}			
0	Not included in the d	ata conversion cycle			

3.3.4 ADC Acquisition Time Control Register

Refer to the register below for the modified description of the ADACQ register.

3.3.4.1 ADACQ

Name:	ADACQ
Offset:	0xF5C

ADC Acquisition Time Control Register

Bit	7	6	5	4	3	2	1	0
				ADAC	Q[7:0]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 7:0 – ADACQ[7:0] Acquisition (charge share time) Select bits

Table 3-2.

ADACQ	Acquisition Time				
ADACQ	ADCS != F _{RC}	ADCS = F _{RC}			
255	255 clock of F _{OSC}	255 clock of F _{RC}			
254	254 clock of F _{OSC}	254 clock of F _{RC}			
2	2 clock of F _{OSC}	2 clock of F _{RC}			
1	1 clock of F _{OSC}	1 clock of F _{RC}			
0	Not included in the da	ta conversion cycle ⁽¹⁾			

Note:

1. If ADPRE is not equal to '0', then ADACQ = $0b0000_{000}$ means Acquisition Time is 256 clocks of F_{OSC} or F_{RC} .

3.4 Module: CCP - Capture/Compare/PWM Module

3.4.1 Module Registers

The description for the CCPTMRS register is missing in the data sheet. The description for this register is mentioned below.

Each CCP/PWM module has an independent timer selection that can be accessed using the CxTSEL or PxTSEL bits. The default timer selection is TMR1 when using Capture/Compare mode and TMR2 when using PWM mode in the CCPx module. The default timer selection for the PWM module is always TMR2.

3.4.1.1 CCPTMRS

Name:	CCPTMRS
Offset:	0xFAE

CCP Timers Control Register

Bit	7	6	5	4	3	2	1	0
	P4TSI	EL[1:0]	P3TSI	EL[1:0]	C2TSE	EL[1:0]	C1TS	EL[1:0]
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	1	0	1	0	1	0	1

Bits 4:5, 6:7 – PnTSEL PWMn Timer Selection bits

Value	Description
11	PWMn based on Timer6
10	PWMn based on Timer4
01	PWMn based on Timer2
00	Reserved

Bits 0:1, 2:3 – CnTSEL CCPn Timer Selection bits

Value	Description
11	CCPn is based off Timer5 in Capture/Compare mode and Timer6 in PWM mode
10	CCPn is based off Timer3 in Capture/Compare mode and Timer4 in PWM mode
01	CCPn is based off Timer1 in Capture/Compare mode and Timer2 in PWM mode
00	Reserved

4. Appendix A: Revision History

Doc Rev.	Date	Comments
J	10/2022	Update PFM back-to-back workaround. Move software breakpoints to PIC18 Debug Executive.
Н	06/2022	Added silicon errata 2.1.7, 2.1.8, 2.4.2, 2.10.1, 2.11.1 and 2.12.1. Re-write 2.7.1. Remove Data Sheet clarification for Operating speed. Modified 3.2.1 (Electrical Specification) ADC Offset Error updated to -+3.0LSb.
G	03/2021	Added silicon erratum 2.6.3 ADC - Analog-to-Digital Converter.
F	06/2019	Added silicon revisions 2.1.5, 2.1.6, 2.5.2, 2.8.1 and 2.9.1. Data Sheet Clarifications: Added Module 3.2 (Pin Diagrams), Module 3.3 (Electrical Specifications), Module 3.4 (Analog-to-Digital Converter) and Module 3.5 (Capture/Compare/PWM (CCP) Module).
E	05/2018	Added Module 7: Electrical Specifications (FVR) and Module 8: Timer0. Data Sheet Clarifications: Added Module 1 (Core Features).
D	04/2017	Data Sheet Clarifications: Removed Module 1 (Peripheral Pin Select). Other minor corrections.
С	03/2017	Added Module 6: Electrical Specifications for LF Devices Only. Other minor corrections.
В	12/2016	Added silicon revisions 1.3, 1.4 and 5.1; Other minor corrections. Data Sheet Clarifications: Added Module 1 (Peripheral Pin Select).
A	09/2012	Initial document release.

Microchip Information

The Microchip Website

Microchip provides online support via our website at www.microchip.com/. This website is used to make files and information easily available to customers. Some of the content available includes:

- **Product Support** Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- **General Technical Support** Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip design partner program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

Product Change Notification Service

Microchip's product change notification service helps keep customers current on Microchip products. Subscribers will receive email notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, go to www.microchip.com/pcn and follow the registration instructions.

Customer Support

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Embedded Solutions Engineer (ESE)
- Technical Support

Customers should contact their distributor, representative or ESE for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in this document.

Technical support is available through the website at: www.microchip.com/support

Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip products:

- · Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code
 protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright
 Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is "unbreakable". Code protection is constantly evolving. Microchip is committed to continuously improving the code protection features of our products.

Legal Notice

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded

by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at www.microchip.com/en-us/support/design-help/client-support-services.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet- Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, TrueTime, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, Clockstudio, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, GridTime, IdealBridge, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, IntelliMOS, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, KoD, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQI, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, Trusted Time, TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2012-2022, Microchip Technology Incorporated and its subsidiaries. All Rights Reserved.

ISBN: 978-1-6683-1261-2

Quality Management System

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.



Worldwide Sales and Service

MERICAS	ASIA/PACIFIC	ASIA/PACIFIC	EUROPE
orporate Office	Australia - Sydney	India - Bangalore	Austria - Wels
355 West Chandler Blvd.	Tel: 61-2-9868-6733	Tel: 91-80-3090-4444	Tel: 43-7242-2244-39
handler, AZ 85224-6199	China - Beijing	India - New Delhi	Fax: 43-7242-2244-393
el: 480-792-7200	Tel: 86-10-8569-7000	Tel: 91-11-4160-8631	Denmark - Copenhagen
ax: 480-792-7277	China - Chengdu	India - Pune	Tel: 45-4485-5910
echnical Support:	Tel: 86-28-8665-5511	Tel: 91-20-4121-0141	Fax: 45-4485-2829
/ww.microchip.com/support	China - Chongqing	Japan - Osaka	Finland - Espoo
Veb Address:	Tel: 86-23-8980-9588	Tel: 81-6-6152-7160	Tel: 358-9-4520-820
ww.microchip.com	China - Dongguan	Japan - Tokyo	France - Paris
tlanta	Tel: 86-769-8702-9880	Tel: 81-3-6880- 3770	Tel: 33-1-69-53-63-20
uluth, GA	China - Guangzhou	Korea - Daegu	Fax: 33-1-69-30-90-79
el: 678-957-9614	Tel: 86-20-8755-8029	Tel: 82-53-744-4301	Germany - Garching
ax: 678-957-1455	China - Hangzhou	Korea - Seoul	Tel: 49-8931-9700
ustin, TX	Tel: 86-571-8792-8115	Tel: 82-2-554-7200	Germany - Haan
el: 512-257-3370	China - Hong Kong SAR	Malaysia - Kuala Lumpur	Tel: 49-2129-3766400
loston	Tel: 852-2943-5100	Tel: 60-3-7651-7906	Germany - Heilbronn
Vestborough, MA	China - Nanjing	Malaysia - Penang	Tel: 49-7131-72400
el: 774-760-0087	Tel: 86-25-8473-2460	Tel: 60-4-227-8870	Germany - Karlsruhe
ax: 774-760-0088	China - Qingdao	Philippines - Manila	Tel: 49-721-625370
Chicago	Tel: 86-532-8502-7355	Tel: 63-2-634-9065	Germany - Munich
asca, IL	China - Shanghai	Singapore	Tel: 49-89-627-144-0
el: 630-285-0071	Tel: 86-21-3326-8000	Tel: 65-6334-8870	Fax: 49-89-627-144-44
ax: 630-285-0075	China - Shenyang	Taiwan - Hsin Chu	Germany - Rosenheim
allas	Tel: 86-24-2334-2829	Tel: 886-3-577-8366	Tel: 49-8031-354-560
ddison, TX	China - Shenzhen	Taiwan - Kaohsiung	Israel - Ra'anana
el: 972-818-7423	Tel: 86-755-8864-2200	Tel: 886-7-213-7830	Tel: 972-9-744-7705
ax: 972-818-2924	China - Suzhou	Taiwan - Taipei	Italy - Milan
etroit	Tel: 86-186-6233-1526	Tel: 886-2-2508-8600	Tel: 39-0331-742611
ovi, MI	China - Wuhan	Thailand - Bangkok	Fax: 39-0331-466781
el: 248-848-4000	Tel: 86-27-5980-5300	Tel: 66-2-694-1351	Italy - Padova
louston, TX	China - Xian	Vietnam - Ho Chi Minh	Tel: 39-049-7625286
el: 281-894-5983	Tel: 86-29-8833-7252	Tel: 84-28-5448-2100	Netherlands - Drunen
ndianapolis	China - Xiamen		Tel: 31-416-690399
loblesville, IN	Tel: 86-592-2388138		Fax: 31-416-690340
el: 317-773-8323	China - Zhuhai		Norway - Trondheim
ax: 317-773-5453	Tel: 86-756-3210040		Tel: 47-72884388
el: 317-536-2380			Poland - Warsaw
os Angeles			Tel: 48-22-3325737
lission Viejo, CA			Romania - Bucharest
el: 949-462-9523			Tel: 40-21-407-87-50
ax: 949-462-9608			Spain - Madrid
el: 951-273-7800			Tel: 34-91-708-08-90
aleigh, NC			Fax: 34-91-708-08-91
el: 919-844-7510			Sweden - Gothenberg
ew York, NY			Tel: 46-31-704-60-40
el: 631-435-6000			Sweden - Stockholm
an Jose, CA			Tel: 46-8-5090-4654
el: 408-735-9110			UK - Wokingham
el: 408-436-4270			Tel: 44-118-921-5800
anada - Toronto			Fax: 44-118-921-5820
el: 905-695-1980			1 ax. ++-110-32 1-3020
ax: 905-695-2078			