MICROCHIP

Product Change Notification / SYST-05VUWX019

Date:

06-Sep-2022

Product Category:

32-bit Microcontrollers

PCN Type:

Document Change

Notification Subject:

ERRATA - SAM D09 Family Silicon Errata and Data Sheet Clarification

Affected CPNs:

SYST-05VUWX019_Affected_CPN_09062022.pdf
SYST-05VUWX019_Affected_CPN_09062022.csv

Notification Text:

SYST-05VUWX019

Microchip has released a new Errata for the SAM D09 Family Silicon Errata and Data Sheet Clarification of devices. If you are using one of these devices please read the document located at SAM D09 Family Silicon Errata and Data Sheet Clarification.

Notification Status: Final

Description of Change: Revision C Document (09/2022) This revision includes numerous typographical updates, along with the following new information: The following errata were added: • 4. Module: "PORT I/O Pin Controller" • 5. Module: "BOD33 Hysteresis"

Impacts to Data Sheet: None

Change Implementation Status: Complete

Date Document Changes Effective: 06 Sep 2022

NOTE: Please be advised that this is a change to the document only the product has not been changed.

Markings to Distinguish Revised from Unrevised Devices: N/A

Attachments:

Please contact your local Microchip sales office with questions or concerns regarding this notification.

Terms and Conditions:

If you wish to <u>receive Microchip PCNs via email</u> please register for our PCN email service at our PCN home page select register then fill in the required fields. You will find instructions about registering for Microchips PCN email service in the PCN FAQ section.

If you wish to <u>change your PCN profile, including opt out,</u> please go to the PCN home page select login and sign into your myMicrochip account. Select a profile option from the left navigation bar and make the applicable selections.

Affected Catalog Part Numbers (CPN)

ATSAMD09C13A-SSUT
ATSAMD09D14A-MUT

SAM D09 Series Family
Silicon Errata and Data Sheet Clarification

The SAM D09 Series family of devices that you have received conform functionally to the current Device Data Sheet (Atmel-42414G-SAM-D09-Datasheet_09/2016), except for the anomalies described in this document.

New Silicon Errata Issues

> **Note:** This document provides information on new errata issues for the SAM D09 Series of devices. Please refer to the current device data sheet for all pre-existing silicon errata issues.

1. Module: BOD12

On External Reset, the BOD12 reset cause can also be triggered.

Work around

Ignore BOD12 reset cause if External reset cause is set.

Affected Silicon Revisions

A	B						
X							

2. Module: SERCOM I^{2}C STATUS.CLKHOLD bit

The SERCOM I^{2}C STATUS.CLKHOLD bit can be written, whereas it is a read-only status bit in both Host and Client modes.

Work around

Do not clear the STATUS.CLKHOLD bit to preserve the current clock hold state.

Affected Silicon Revisions

A	B						
X	X						

3. Module: Device Standby Wakeup

Upon wakeup from standby with the Arm® Core register PRIMASK = 1, the first instruction fetched by the CPU in Flash memory will be the first instruction following the Wait For Interrupt (WFI) instruction. This instruction may be returned corrupted and lead to unpredictable behavior.

If the PRIMASK = 0, the first instruction fetched by the CPU will be the first instruction of the interrupt handler. This one will be correctly returned to the CPU.

Work around

The following two possible workarounds can be used independently:

1. Disable Flash sleep in Standby Sleep mode (SLEEPPRM = DISABLED).
2. Place the standby sleep function in SRAM and make sure that at least one dummy Flash fetch is completed before exiting the function. This can be achieved by reading 2 data in memory, with addresses separated by at least the cache size. Because the first read could be a cache hit, the second one will be a cache miss and will generate a real read in memory.

The following code example may be used:

```
__attribute__((noinline,
section(".ramfunc")))
void ram_sleep(void)
{
__DSB();
__WFI();
//
```

The following sequence ensures that the Flash is ready before returning from the RAM code:

```
#define CACHE_SIZE_IN_BYTES 64
((volatile         unsigned         int
*)FLASH_ADDR)[CACHE_SIZE_IN_BYTES/
sizeof(unsigned int)];

//will read a word at FLASH_ADDR +
0x40 in this case
```

```
((volatile     unsigned     int
*)FLASH_ADDR)[(CACHE_SIZE_IN_BYTES*2
)/sizeof(unsigned int)];

//will read a word at FLASH_ADDR +
0x80 in this case

}
```

Affected Silicon Revisions

A	B						
X	X						

4. Module: PORT I/O Pin Controller

The pull-down functionality is not available on these GPIO pins: PA24 and PA25.

Work around

None.

Affected Silicon Revisions

A	B						
X	X						

5. Module: BOD33 Hysteresis

The BOD33 hysteresis does not work if either an external reset or watchdog reset occurs when the supply voltage is between VBOD(min.) and VBOD(max.). If one of these resets occur, the device will start operating if the supply voltage is below VBOD(max.) but above VBOD(min.) and the reset condition is lifted.

Work around

Disable the BOD33/BODVDD hysteresis (BOD33.HYST = 0 or BODVDD.HYST = 0) and create a virtual hysteresis by configuring:

1. The BOD33 threshold level at power-on (BOD_LEVEL) in the NVM User Row as the upper BOD threshold (VBOD(max.)).
2. The SUPC BOD33.LEVEL/BODVDD.LEVEL bit field as the lower BOD threshold (VBOD(min.)).

Affected Silicon Revisions

A	B						
X	X						

Data Sheet Clarifications

The following typographic corrections and clarifications are to be noted for the latest version of the Device Data Sheet (Atmel-42414G-SAM-D09-Datasheet_09/2016).

Note: Corrections in tables and paragraphs are shown in **BOLD.** Where possible, the original bold text formatting has been removed for clarity.

1. Module: Package Marking Information

In the current device data sheet, the SAM D09 Package Marking Information is missing. The information is as follows:

All devices are marked with the Atmel logo, a shortened ordering code and additional marking (the two last lines).

```
YYWW R ARM
XXXXXX  CC
```

Where:

- "Y" or "YY": Manufacturing year (last OR two last digit(s))
- "WW": Manufacturing week
- "R": Revision
- "XXXXXX": Lot number
- "CC": Internal Code

2. Module: OSC32K and XOSC32K EN1K bit

The OSC32K and XOSC32K EN1K bits and the associated 1.024 kHz clock outputs are referenced several times in the device data sheet. The OSC32K and XOSC32K EN1K bits and the associated 1.024 kHz clock outputs are not implemented for this device.

SAM D09 SERIES

3. Module: OSCULP32K Characteristics

The value for the minimum output frequency is incorrect. The corrected information is shown in **BOLD** below:

TABLE 30-39: ULTRA-LOW POWER INTERNAL 32 κHz RC OSCILLATOR CHARACTERISTICS

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Units
f_{OUT}	Output frequency	Calibrated against a 32.768 kHz reference at 25°C, over [-40, +85]C, over [1.62, 3.63]V	27.8	32.768	37.8	kHz
		Calibrated against a 32.768 kHz reference at 25°C, at V_{DD}=3.3V	**32.5**	32.768	32.8	
		Calibrated against a 32.768 kHz reference at 25°C, over [1.62, 3.63]V	31.9	32.768	33.1	
Duty	Duty Cycle			50		%

4. Module: Brown-out Detectors (BOD) Characteristics

Figure 30-2, 30-3, and Figure 30-4 have an incorrect reset Polarity value. The corrected figures are as shown below:

FIGURE 30-2: POR OPERATING PRINCIPLE:

FIGURE 30-3: **BOD33 HYSTERESIS OFF**

FIGURE 30-4: **BOD33 LEVEL VALUE**

5. Module: ADC Power Management

Section 29.5.2 has new information added and is shown in **BOLD** below:

The ADC will continue to operate in any sleep modes where the selected source clock is running. The ADC's interrupts can be used to wake up the device from sleep modes (**Except the OVERRUN interrupt)**. The events can trigger other operations in the system without exiting the sleep modes. Refer to "PM – Power Manager" on page 107 for details on the different sleep modes.

Section 29.6.11 has new information added and is shown in **BOLD** below:

When RUNSTDBY is one, any enabled ADC interrupt source can wake up the CPU **(except the OVERRUN interrupt).** While the CPU is sleeping, ADC conversion can only be triggered by events.

6. Module: EVSYS USER Register Summary

The USER register is displayed incorrectly in the Register Summary. The correct USER register summary section is displayed as follows:

0x0120	USER0	7:0					CHANNEL[3:0]			
...										
0x0136	USER22	7:0					CHANNEL [3:0]			

SAM D09 SERIES

7. Module: EVSYS Principle of Operation

Section 23.6.1 has some incorrect information in the second part, and the corrected information is shown in **BOLD**.

The EVSYS allows for communication between peripherals through events. Peripherals that respond to events (event users) are connected to multiplexers which have all event channels as input. **Each peripheral emitting events (Event Generator) can be connected to one or multiple event users, using one or multiple channels of the Event System.**

8. Module: NVMCTRL - CTRLA Register

Table 21-6 for the Command bit displays the Write Lock bits as a feature. The Write lock bits are not supported on this device.

9. Module: NVMCTRL - NVM User Configuration

Tables 21-2 and 21-3 show incorrect values on the last row of each table. These values are not possible per the device memory density.

10. Module: RTC - Overview

The overview section for the RTC had a new verbiage, which has been highlighted in **BOLD**.

The Real-Time Counter (RTC) is a 32-bit counter with a 10-bit programmable prescaler that typically runs continuously to keep track of time. The RTC can wake up the device from sleep modes using the alarm/compare wake up, periodic wake up or overflow wake up mechanisms.

The RTC is clocked by any clock sources selectable through the Generic Clock module (GCLK), providing the signal GCLK_RTC.

The RTC can generate periodic peripheral events from outputs of the prescaler, as well as alarm/compare interrupts and peripheral events, which can trigger at any counter value. Additionally, the timer can trigger an overflow interrupt and peripheral event, and be reset on the occurrence of an alarm/compare match. This allows periodic interrupts and peripheral events at very long and accurate intervals.

The 10-bit programmable prescaler can scale down the clock source, and hence a wide range of resolutions and time-out periods can be configured. With a 32.768 kHz clock source, the minimum counter tick interval is 30.5 µs, and time-out periods can range up to 36 hours. With the counter tick interval configured to 1s, the maximum time-out period is more than 136 years.

11. Module: SYSCTRL - XOSC Register

The register description for the GAIN bit has been updated. The newly added text is shown in **BOLD**.

These bits select the gain for the oscillator. The listed maximum frequencies are recommendations, and might vary based on capacitive load and crystal characteristics. **These bits must be properly configured even when the Automatic Amplitude Gain Control is active.**

12. Module: SYSCTRL - XOSC Register

The AMPGC bit has been updated with a new note, as shown in **BOLD**.

Note: The configuration of the oscillator gain is mandatory even if AMPGC feature is enabled at startup.

13. Module: Debug Operation - DCFGn Register

The register is erroneously listed as Read/Write. This register is Read Only.

14. Module: SERCOM I^{2}C INTFLAG.DRDY bit

The description of the SERCOM I^{2}C INTFLAG.DRDY bit is not complete. The **BOLD** part below needs to be added:

This flag is set when a I^{2}C client byte transmission **or reception** is successfully completed.

15. Module: NVMCTRL AUX1 Device Configuration Register

Contrary to what is stated in the data sheet, the DCFG0/1 registers located in the AUX1 Area 2 are internal **read-only** registers and must not be written.

16. Module: DMAC SRCADDR and DSTADDR Registers' Descriptions

The description for the DMAC SRCADDR register is replaced by the following:

Bits 31:0 – SRCADDR[31:0] Transfer Source Address
This bit field holds the block transfer source address.
When source address incrementation is disabled (BTCTRL.SRCINC=0), SRCADDR corresponds to the last beat transfer address in the block transfer.
When source address incrementation is enabled (BTCTRL.SRCINC=1), SRCADDR is calculated as follows:
If BTCTRL.STEPSEL=1:

$$SRCADDR = SRCADDR_{START} + BTCNT \cdot (BEATSIZE + 1) \cdot 2^{STEPSIZE}$$

If BTCTRL.STEPSEL=0:

$$SRCADDR = SRCADDR_{START} + BTCNT \cdot (BEATSIZE + 1)$$

- $SRCADDR_{START}$ is the source address of the first beat transfer in the block transfer
- BTCNT is the initial number of beats remaining in the block transfer
- BEATSIZE is the configured number of bytes in a beat
- STEPSIZE is the configured number of beats for each incrementation

The description for the DMAC DSTADDR register is replaced by the following:

Bits 31:0 – DSTADDR[31:0] Transfer Destination Address
This bit field holds the block transfer destination address.
When destination address incrementation is disabled (BTCTRL.DSTINC=0), DSTADDR corresponds to the last beat transfer address in the block transfer.
When destination address incrementation is enabled (BTCTRL.DSTINC=1), DSTADDR is calculated as follows:
If BTCTRL.STEPSEL=1:

$$DSTADDR = DSTADDR_{START} + BTCNT \cdot (BEATSIZE + 1)$$

If BTCTRL.STEPSEL=0:

$$DSTADDR = DSTADDR_{START} + BTCNT \cdot (BEATSIZE + 1) \cdot 2^{STEPSIZE}$$

- $DSTADDR_{START}$ is the destination address of the first beat transfer in the block transfer
- BTCNT is the initial number of beats remaining in the block transfer
- BEATSIZE is the configured number of bytes in a beat
- STEPSIZE is the configured number of beats for each incrementation

17. Module: RTC and TC READREQ.RCONT bit fields

A note is added to the RTC and TC READREQ.RCONT bit fields descriptions:

For the RTC:

Note: Once the continuous synchronization is enabled, the first write in the COUNT/CLOCK register will be stalled for a maximum of 6 APB + 6 RTC clock cycles (the time for the on-going read synchronization to complete).

For the TC:

Note: Once the continuous synchronization is enabled, the first write in the COUNT/CCx register will be stalled for a maximum of 6 APB + 6 TC clock cycles (the time for the on-going read synchronization to complete).

18. Module: DMAC BASEADDR, WRBADDR and DESCADDR registers alignment

The description for the three DMAC BASEADDR, WRBADDR and DESCADDR registers erroneously states that these registers must be 128-bit aligned. However, these registers must actually be **64-bit aligned.**

19. Module: ADC Electrical Characteristics

Table 30-19 Operating Conditions is corrected as shown in **BOLD** as follows:

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Units
RES	Resolution	-	8	-	12	bits
F_{CLK_ADC}	ADC Clock frequency	-	30	-	2100	kHz
	Sample rate[1]	Single shot	5	-	300	ksps
		Free running	5	-	350[3]	
	Sampling time[1]	-	250	-	-	**ns**
	Sampling time with Temp sens as input[2]	-	**10**	**-**	**-**	**µs**
	Sampling time with Bandgap as input[2]	-	**10**	**-**	**-**	**µs**
	Conversion time[1]	1x Gain	6	-	-	cycles
^VREF	Voltage reference range	-	1.0	-	V_{DDANA}-0.6	V
INT1V	Internal 1V reference [2, **4**]	-	-	1.0	-	V
INTVCC0	Internal ratiometric reference 0[2]	-	-	V_{DDANA}/1.48	-	V
INTVCC0 Voltage Error	Internal ratiometric reference 0[2] error	2.0V<V_{DDANA}<3.063V	-1	-	1	%
INTVCC1	Internal ratiometric reference 1[2]	V_{DDANA}>2.0V	-	V_{DDANA}/2	-	V
INTVCC1 Voltage Error	Internal ratiometric reference 1[2] error	2.0V<V_{DDANA}<3.063V	-1	-	1	%
	Conversion range[1]	Differential mode	-V_{REF}/GAIN	-	+V_{REF}/GAIN	V
		Single-ended mode	0.0	-	+V_{REF}/GAIN	V
C_{SAMPLE}	Sampling capacitance[2]	-	-	3.5	-	pF
R_{SAMPLE}	Input channel source resistance[2]	-	-	-	3.5	kΩ
I_{DD}	DC supply current[1]	f_{CLK_ADC} = 2.1MHzl[3]	-	3.8	4.5	mA

Note
1: These values are based on characterization. These values are not covered by test limits in production.
2: These values are based on simulation. These values are not covered by test limits in production or characterization.
3: In this condition and for a sample rate of 350ksps, a conversion takes 6 clock cycles of the ADC clock (conditions: 1X gain, 12-bit resolution, differential mode, free-running).
4: **It is the buffered internal reference of 1.0V derived from the internal 1.1V bandgap reference.**

Table 30-20 Differential Mode is corrected in **BOLD** as follows:

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Units
ENOB	Effective Number Of Bits	With gain compensation	-	10.5	10.7	bits
TUE	Total Unadjusted Error	1x Gain	3.1	4.3	20	LSB
INL	Integral Non Linearity	1x Gain	1.0	1.3	6.3	LSB
DNL	Differential Non Linearity	1x Gain	+/-0.3	+/-0.5	+/-0.98	LSB
GE	Gain Error	Ext. Ref. 1x	-25.0	2.5	+25.0	mV
		$V_{REF}=V_{DDANA}/1.48$	-30.0	-1.5	+30.0	mV
		VREF = INT1V	-15.0	-5.0	+10.0	mV
	Gain Accuracy[4]	Ext. Ref. 0.5x	+/-0.04	+/-0.2	+/-1.5	%
		Ext. Ref. 2x to 16x	+/-0.1	+/-0.4	+/-2.0	%
OE	Offset Error	Ext. Ref. 1x	-10.0	-1.5	+10.0	mV
		$V_{REF}=V_{DDANA}/1.48$	-10.0	0.5	+10.0	mV
		VREF = INT1V	-10.0	3.0	+10.0	mV
SFDR	Spurious Free Dynamic Range	1x Gain F_{CLK_ADC} = 2.1MHz F_{IN} = 40kHz A_{IN} = 95%FSR	62.7	70.4	75.8	dB
SINAD	Signal-to-Noise and Distortion		54.1	61.4	62.7	dB
SNR	Signal-to-Noise Ratio		54.5	63.6	65.6	dB
THD	Total Harmonic Distortion		-74	-70.2	-63	dB
	Noise RMS	T=25°C	0.6	1.0	2	mV

Note **1:** Maximum numbers are based on characterization and not tested in production, and valid for 5% to 95% of the input voltage range.

2: Dynamic parameter numbers are based on characterization and not tested in production.

3: Respect the input common mode voltage through the following equations (where VCM_IN is the Input channel common mode voltage):

- If $|V_{IN}| > V_{REF}/4$
  - $V_{CM\_IN} < 0.95 * V_{DDANA} + V_{REF}/4 - 0.75V$
  - $V_{CM\_IN} > V_{REF}/4 - 0.05 * V_{DDANA} - 0.1V$
- If $|V_{IN}| < V_{REF}/4$
  - $V_{CM\_IN} < 1.2 * V_{DDANA} - 0.75V$
  - $V_{CM\_IN} > 0.2 * V_{DDANA} - 0.1V$

4: The gain accuracy represents the gain error expressed in percent. Gain accuracy (%) = (Gain Error in V x 100) / (2*Vref/GAIN)

20. Module: Bandgap Electrical Characteristics

The "Bandgap Reference Characteristics" chapter and its table 30-24 "Internal 1.1V Bandgap Reference Characteristics" are both renamed to "Bandgap and Internal 1.0V Reference Characteristics".

The table 30-24 is updated as follows with corrections in **BOLD**:

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Units
Bandgap	Internal 1.1V Bandgap reference	Over voltage and [-40°C, +85°C]	1.08	1.10	1.12	V
		Over voltage at 25°C	1.07	1.10	1.11	
INT1V	**Internal 1.0V reference voltage** [1]	**Over voltage and [-40°C, +85°C]**	**0.98**	**1.00**	**1.02**	
		Over voltage at 25°C	**0.97**	**1.00**	**1.01**	
Note 1:	**These values are simulation based and are not covered by production test limits.**					

APPENDIX A: REVISION HISTORY

Revision A Document (07/2019)

This is the initial released version of this document.

Revision B Document (03/2021)

This revision includes numerous typographical updates, along with the following new information:

The I^2C standard uses the terminology "master" and "slave". The equivalent Microchip terminology used in this document is "Host" and "Client" respectively.

The following Errata were added:

- **2. Module: "SERCOM I^2C STATUS.CLKHOLD bit"**
- **3. Module: "Device Standby Wakeup"**

Updated the following Data Sheet Clarifications with new images and descriptions:

- **2. Module: "OSC32K and XOSC32K EN1K bit"**
- **4. Module: "Brown-Out Detectors (BOD) Characteristics"**
- **5. Module: "ADC Power Management"9. Module: "NVMCTRL - NVM User Configuration"**
- **9. Module: "NVMCTRL - NVM User Configuration"**

The following Data Sheet Clarifications were added:

- **14. Module: "SERCOM I^2C INTFLAG.DRDY bit"**
- **15. Module: "NVMCTRL AUX1 Device Configuration Register"**
- **16. Module: "DMAC SRCADDR and DSTADDR Registers' Descriptions"**
- **17. Module: "RTC and TC READREQ.RCONT bit fields"**
- **18. Module: "DMAC BASEADDR, WRBADDR and DESCADDR registers alignment"**
- **19. Module: "ADC Electrical Characteristics"**
- **20. Module: "Bandgap Electrical Characteristics"**

The following Data Sheet Clarifications were removed:

- Module: 32 kHz Ultra-Low Power Internal Oscillator (OSCULP32K) Operation

Revision C Document (09/2022)

This revision includes numerous typographical updates, along with the following new information:

The following errata were added:

- **4. Module: "PORT I/O Pin Controller"**
- **5. Module: "BOD33 Hysteresis"**

NOTES:

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.

- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.

- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.

- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is "unbreakable" Code protection is constantly evolving. Microchip is committed to continuously improving the code protection features of our products.

Worldwide Sales and Service

AMERICAS

Corporate Office
2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7200
Fax: 480-792-7277
Technical Support:
http://www.microchip.com/
support
Web Address:
www.microchip.com

Atlanta
Duluth, GA
Tel: 678-957-9614
Fax: 678-957-1455

Austin, TX
Tel: 512-257-3370

Boston
Westborough, MA
Tel: 774-760-0087
Fax: 774-760-0088

Chicago
Itasca, IL
Tel: 630-285-0071
Fax: 630-285-0075

Dallas
Addison, TX
Tel: 972-818-7423
Fax: 972-818-2924

Detroit
Novi, MI
Tel: 248-848-4000

Houston, TX
Tel: 281-894-5983

Indianapolis
Noblesville, IN
Tel: 317-773-8323
Fax: 317-773-5453
Tel: 317-536-2380

Los Angeles
Mission Viejo, CA
Tel: 949-462-9523
Fax: 949-462-9608
Tel: 951-273-7800

Raleigh, NC
Tel: 919-844-7510

New York, NY
Tel: 631-435-6000

San Jose, CA
Tel: 408-735-9110
Tel: 408-436-4270

Canada - Toronto
Tel: 905-695-1980
Fax: 905-695-2078

ASIA/PACIFIC

Australia - Sydney
Tel: 61-2-9868-6733

China - Beijing
Tel: 86-10-8569-7000

China - Chengdu
Tel: 86-28-8665-5511

China - Chongqing
Tel: 86-23-8980-9588

China - Dongguan
Tel: 86-769-8702-9880

China - Guangzhou
Tel: 86-20-8755-8029

China - Hangzhou
Tel: 86-571-8792-8115

China - Hong Kong SAR
Tel: 852-2943-5100

China - Nanjing
Tel: 86-25-8473-2460

China - Qingdao
Tel: 86-532-8502-7355

China - Shanghai
Tel: 86-21-3326-8000

China - Shenyang
Tel: 86-24-2334-2829

China - Shenzhen
Tel: 86-755-8864-2200

China - Suzhou
Tel: 86-186-6233-1526

China - Wuhan
Tel: 86-27-5980-5300

China - Xian
Tel: 86-29-8833-7252

China - Xiamen
Tel: 86-592-2388138

China - Zhuhai
Tel: 86-756-3210040

ASIA/PACIFIC

India - Bangalore
Tel: 91-80-3090-4444

India - New Delhi
Tel: 91-11-4160-8631

India - Pune
Tel: 91-20-4121-0141

Japan - Osaka
Tel: 81-6-6152-7160

Japan - Tokyo
Tel: 81-3-6880- 3770

Korea - Daegu
Tel: 82-53-744-4301

Korea - Seoul
Tel: 82-2-554-7200

Malaysia - Kuala Lumpur
Tel: 60-3-7651-7906

Malaysia - Penang
Tel: 60-4-227-8870

Philippines - Manila
Tel: 63-2-634-9065

Singapore
Tel: 65-6334-8870

Taiwan - Hsin Chu
Tel: 886-3-577-8366

Taiwan - Kaohsiung
Tel: 886-7-213-7830

Taiwan - Taipei
Tel: 886-2-2508-8600

Thailand - Bangkok
Tel: 66-2-694-1351

Vietnam - Ho Chi Minh
Tel: 84-28-5448-2100

EUROPE

Austria - Wels
Tel: 43-7242-2244-39
Fax: 43-7242-2244-393

Denmark - Copenhagen
Tel: 45-4485-5910
Fax: 45-4485-2829

Finland - Espoo
Tel: 358-9-4520-820

France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

Germany - Garching
Tel: 49-8931-9700

Germany - Haan
Tel: 49-2129-3766400

Germany - Heilbronn
Tel: 49-7131-72400

Germany - Karlsruhe
Tel: 49-721-625370

Germany - Munich
Tel: 49-89-627-144-0
Fax: 49-89-627-144-44

Germany - Rosenheim
Tel: 49-8031-354-560

Israel - Ra'anana
Tel: 972-9-744-7705

Italy - Milan
Tel: 39-0331-742611
Fax: 39-0331-466781

Italy - Padova
Tel: 39-049-7625286

Netherlands - Drunen
Tel: 31-416-690399
Fax: 31-416-690340

Norway - Trondheim
Tel: 47-7288-4388

Poland - Warsaw
Tel: 48-22-3325737

Romania - Bucharest
Tel: 40-21-407-87-50

Spain - Madrid
Tel: 34-91-708-08-90
Fax: 34-91-708-08-91

Sweden - Gothenberg
Tel: 46-31-704-60-40

Sweden - Stockholm
Tel: 46-8-5090-4654

UK - Wokingham
Tel: 44-118-921-5800
Fax: 44-118-921-5820

09/14/21