

# Product Change Notice

(PCN Tracking Number: EE-QR-220409-20)

Version: 1

<b>Customer:</b>	All Customers						
<b>Renesas Product Type:</b>	RH850/F1, R1, E1 and C1 series, refer to <a href="#">Product List</a>						
<b>Description of Change:</b>	Addition of wafer type for Naka products						
	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="background-color: #4F81BD; color: white;">Wafer Process</th> <th style="background-color: #4F81BD; color: white;">Current wafer specifications</th> <th style="background-color: #4F81BD; color: white;">Wafer specifications after change</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">Naka</td> <td style="text-align: center;">EPI Wafer</td> <td style="text-align: center;">EPI Wafer Non-EPI Wafer</td> </tr> </tbody> </table>	Wafer Process	Current wafer specifications	Wafer specifications after change	Naka	EPI Wafer	EPI Wafer Non-EPI Wafer
Wafer Process	Current wafer specifications	Wafer specifications after change					
Naka	EPI Wafer	EPI Wafer Non-EPI Wafer					
<b>Reason for Change:</b>	In order to realize stable supply, Renesas will implement specification addition of non-EPI wafers for Naka products in addition to EPI wafers which are current wafer specifications in Naka.						
<b>Identification:</b>	Identifiable by T/C code on marking and label for each product.						
<b>Schedules:</b>	Requested approval	15. Jul. 2022					
	Change implementation	from Jul. 2022 onwards sequentially					
<b>Anticipated Impact:</b>	Fit:	No change					
	Form:	No change					
	Function:	No change					
	Quality & Reliability:	No change					
<b>Doc. No.:</b>	EEQC-PCN-CR-22-0090						
<b>Internal Reference:</b>	AMBD-2022-0351, AMBD-2022-0428						

In case of any question, please contact:

INITIATOR	TITLE	E-mail	PHONE No.
Farhad Banihashemi	Staff Engineer	Farhad.Banihashemi@renesas.com	+49-211-6503-1844

Düsseldorf, 21.04.2022

## Customer Response:

(please fill in and return by e-mail, fax or mail)

- |  |                        |
|--|------------------------|
| <input type="checkbox"/> acknowledge                 | Company: _____         |
| <input type="checkbox"/> acceptable                  |                        |
| <input type="checkbox"/> unacceptable (pls. comment) | Name & Position: _____ |
| <input type="checkbox"/> not applicable              | Phone / Fax No.: _____ |

Note: Acknowledgement must be received by Renesas within 30 days or Renesas will consider the change as approved. If timely acknowledgement is provided by Customer, then Customer shall have 90 days from the date of receipt of this PCN in which to make any objections to the PCN. If Customer fails to make objections to this PCN within 90 days of the receipt of the PCN then Renesas will consider the PCN changes as approved. If customer cannot accept the PCN, they must provide Renesas with a last time buy demand and purchase order.

Comments:

\_\_\_\_\_ (Signature)

### Details of Change:

Renesas has been faced with serious supply shortage of Si-wafers due to the demand increase for semiconductors in these years.

In order to avoid delivery shortage and to realize stable supply of Renesas' RH850 series we plan to add non-EPI wafers for the Si-wafer specifications of Naka products in addition to current EPI wafers.

Please refer to below summary for changed items:

Wafer Process Site: Renesas Semiconductor Manufacturing Co., Ltd. Naka Factory

	Items	Current products	Changed products	Changes
1	Si-Wafer specifications	EPI Wafer	EPI Wafer non-EPI Wafer	w/

4 M1E change items	Conventional products	Change products	4M1E change items	Remarks
Man	Certified workers	←	No	
Machine	Machine A	←	No	
Material	EPI Wafer	EPI Wafer non-EPI Wafer	YES	Addition of Si-wafer specifications
Method	Process method A	←	No	
Environment	Process A	←	No	

Item	Judgement
Product names	No change
Marking	No change
Label	No change
Product identification	Controlled through Trace Code (T/C) described on Marking (Mark) and Label

### Schedule of Change:

Item	2022									
	3	4	5	6	7	8	9	10	11	
RH850 Addition of Si-wafer specifications		▼ PCN issue								
		Verification for PCN approval by customers					→			
							▼ PCN approval			
							▼ MP shipment start is possible			
							▼ Delivery start			

**Evaluation of the Change**

All potential risk items about addition of Si-wafer specifications were verified based on DRBFM. As a result, no problem has been confirmed.

Change Items	Impact due to changes	Concern items	Counter measures	Verification Methods	Judgment (Reference Section)
Addition of Si-wafer specifications	Impact on characteristics	Yield drop	Wafer-Test result confirmation	There is no yield difference between before and after change.	OK
			Final-Test result confirmation	There is no yield difference between before and after change.	OK
		Deterioration in characteristics	Wafer-Test result confirmation	There is no yield difference between before and after change. There is no anomalous defect occurrence.	OK
			Final-Test result confirmation	There is no yield difference between before and after change. There is no anomalous defect occurrence.	OK
			ED (Electrical Distribution) confirmation	There is no significant difference between before and after change.	OK
			Electrical characteristics	There is no significant difference in electrical characteristics between before and after change.	OK
	Impact on reliability	Deterioration in reliability	ESD characteristics	There is no significant difference between before and after change.	OK
			TEG reliability verification	Confirmation of process reliability.	OK

**Evaluation Results:**


To evaluate the additional wafer type the wafer process for RH850/F1L at Naka was performed with the identical lot which includes both non-EPI wafers and EPI wafers at the normal production flow.

Regarding representative products, we chose the RH850/F1L series whose test yield has been monitored at Naka. Packaged samples of the non-EPI wafers and EPI wafers were assembled at the mass-production flow of RSC.

Regarding stress-application Process, we performed PKG-BI Process in addition to Wafer Test under mass-production flows.

The conditions of used Wafer-Test programs, Final-Test programs, Tester and Test boards were the same as mass-production.

**Wafer Test Results:**




Criteria : There is no significant difference between before and after change.

Products	WT1	WT2	WT3	WT4
non-EPI (After change) *1	1.00	1.00	1.00	1.00
EPI (Mass-production results before change) *1	1.00	1.00	1.00	1.00

\*1 Relative values at EPI yield results (Mass-production results before change) = 1

We confirmed that there was no change in yield due to the change of Si-wafer specifications.

### Final Test Results:



Criteria : There is no significant difference between before and after change.

Products	S.S	PKG-BI		Final Test		Yield (%)
		PASS	Fail	PASS	Fail	
non-EPI (After change)	2963	2963	0	2963	0	100
EPI (Before change)	2955	2955	0	2955	0	100

We confirmed that there was no yield drop due to change of wafer specifications and there was no significant difference between before and after change. We confirmed that initial defect samples of non-EPI wafers were sufficiently able to be rejected at the same stress condition as Epi wafers in Wafer Test.

### Electrical Distribution Results:

We confirmed the electrical distribution results at 4 temperatures (-40°C, +25°C, +105°C, +125°C) and confirmed no significant difference between non-EPI and EPI products. Cpk for all parameters is > 1.67.









[ DC parameter Ta= 25°C ]  
 REGVCC=VCC=VPOC to 5.5V, BVCC=VPOC to REGVCC, AVREF=3.0V to 5.5V, A1VREF=3.0V to 5.5V, AWOV55=150V55=V55=V55=AVOV55=A1V55=0V

Parameter	Symbol	UNIT	LIMIT	UPPER LIMIT	LOWER LIMIT	non-EPI_Lot1,30pcs		non-EPI_Lot2,30pcs		non-EPI_Lot3,30pcs		EPI(ref.)_30pcs		
						AVERAGE	SIGMA	AVERAGE	SIGMA	AVERAGE	SIGMA	AVERAGE	SIGMA	
High level input voltage	VIH	CMOS	V	1.95	-	1.47	0.004	41.28	1.46	0.003	59.98	1.47	0.004	38.21
		SHMT1 (except FLMD0 pin)	V	1.95	-	1.79	0.005	10.03	1.79	0.009	5.97	1.79	0.006	8.50
		SHMT1 (FLMD0 pin)	V	1.95	-	1.94	0.011	4.21	1.83	0.011	4.96	1.94	0.009	5.42
		SHMT2	V	2.25	-	1.92	0.010	10.62	1.92	0.010	11.17	1.93	0.010	10.66
		SHMT4	V	2.40	-	2.09	0.006	16.75	2.09	0.007	15.62	2.09	0.007	15.11
		TTL	V	2.20	-	1.18	0.005	66.57	1.19	0.006	58.80	1.19	0.005	67.70
		IPO_0 pin	V	2.10	-	1.27	0.005	67.41	1.27	0.004	64.32	1.28	0.007	58.16
Low level input voltage	VIL	CMOS	V	-	1.05	1.45	0.005	28.23	1.45	0.003	47.24	1.45	0.006	23.84
		SHMT1	V	-	1.05	1.17	0.005	8.70	1.17	0.007	8.72	1.17	0.008	8.57
		SHMT2	V	-	0.75	1.03	0.007	13.96	1.03	0.009	13.91	1.03	0.007	13.22
		SHMT4	V	-	1.50	1.76	0.004	25.31	1.75	0.006	15.42	1.76	0.006	13.52
		TTL	V	-	0.80	1.18	0.005	27.93	1.17	0.006	21.46	1.18	0.006	20.46
		IPO_0 pin	V	-	0.65	1.28	0.005	25.40	1.27	0.004	34.88	1.28	0.007	19.20
		Fast mode	V	-	2.00	2.81	0.002	179.07	2.81	0.002	134.57	2.81	0.002	134.29
High level output voltage	VOH	I0H=5mA (6pin)	V	-	2.00	2.89	0.001	211.69	2.89	0.001	211.78	2.89	0.001	211.52
		I0H=3mA (10pin)	V	-	2.00	2.94	0.001	148.13	2.95	0.001	148.36	2.94	0.001	123.44
		I0H=1mA (16pin)	V	-	2.50	2.99	0.001	205.75	2.99	0.001	274.48	2.99	0.001	225.20
		Slow mode	V	-	2.50	2.89	0.001	126.91	2.89	0.002	94.87	2.89	0.002	91.61
		I0H=0.1mA (16pin)	V	-	2.50	2.99	0.001	325.33	2.99	0.001	325.24	2.99	0.001	325.33
Low level output voltage	VOL	Fast mode	V	0.40	-	0.13	0.002	59.88	0.13	0.003	36.04	0.13	0.002	52.59
		I0L=5mA (6pin)	V	0.40	-	0.08	0.001	89.81	0.08	0.002	63.45	0.08	0.001	89.46
		I0L=3mA (10pin)	V	0.40	-	0.04	0.000	303.39	0.04	0.001	151.81	0.04	0.001	173.40
		I0L=1mA (16pin)	V	0.40	-	0.09	0.001	152.51	0.09	0.001	106.98	0.09	0.001	118.42
		Slow mode	V	0.40	-	0.08	0.001	111.05	0.08	0.001	87.53	0.08	0.001	106.91
Internal pull-up resistance	RU	except FLMD0 pin	kΩ	100	20	28.18	0.26	10.36	27.94	0.36	7.94	28.31	0.32	8.86
		FLMD0 pin	kΩ	36	4	14.58	0.11	31.05	14.46	0.16	21.68	14.67	0.13	27.53
Internal pull-down resistance	RD	except FLMD0 pin	kΩ	100	20	30.08	0.21	15.66	30.10	0.29	11.74	30.35	0.21	16.08
		FLMD0 pin	kΩ	36	4	15.91	0.13	30.71	15.83	0.15	26.25	16.02	0.12	34.12
Input leakage current	ILIH	VI=REGVCC	μA	0.50	-	0.049	0.002	93.92	0.049	0.002	100.30	0.049	0.001	107.26
		RESIST FLMD0, IPO_0, P1, P2, P9, P9, P20 pin	μA	0.50	-	0.000	0.001	277.67	0.000	0.001	277.67	0.000	0.001	233.24
		VI=BVCC	μA	0.50	-	0.000	0.001	333.34	0.000	0.000	416.61	0.000	0.001	237.97
		VI=AVREF	μA	0.50	-	0.000	0.001	208.19	0.000	0.001	237.97	0.000	0.001	208.17
		VI=A1VREF	μA	0.50	-	0.000	0.010	16.67	0.000	0.001	227.97	0.000	0.001	277.74
	ILIL	VI=0	μA	-	0.50	-	0.034	0.001	155.49	-	0.033	103.87	-	0.033
		RESIST FLMD0, IPO_0, P1, P2, P9, P9, P20 pin	μA	-	0.50	-	0.000	0.010	14.67	0.000	0.000	416.72	0.000	0.000
		VI=0	μA	-	0.50	-	0.000	0.001	333.34	0.000	0.000	416.72	0.000	0.000
		VI=0	μA	-	0.50	-	0.001	0.001	166.94	0.000	0.001	308.50	0.001	0.001
		VI=0	μA	-	0.50	-	0.000	0.001	333.42	0.000	0.001	333.33	0.000	0.000
RUN mode current	IDDR	ICPUCLK=80MHz@PLL	mA	60	-	18.22	0.19	73.29	18.38	0.28	49.08	18.22	0.21	66.92
		ICPUCLK=80MHz@PLL	mA	36	-	15.76	0.14	98.86	15.92	0.22	61.99	15.76	0.15	92.08
HALT mode current	IDDH	ICPUCLK=80MHz@PLL	mA	31	-	0.36	0.01	928.62	0.37	0.01	991.36	0.36	0.01	1004.01
		ICPUCLK is stopping	mA	31	-	0.36	0.01	928.62	0.37	0.01	991.36	0.36	0.01	1004.01
STOP mode current	IDDS	ICPUCLK is stopping	mA	31	-	0.36	0.01	928.62	0.37	0.01	991.36	0.36	0.01	1004.01
		ICPUCLK is stopping	mA	31	-	0.36	0.01	928.62	0.37	0.01	991.36	0.36	0.01	1004.01
DeepSTOP mode current	IDDDG	ICPUCLK is power off	mA	1370	-	36.87	1.01	440.85	38.13	1.48	300.09	36.60	1.07	415.29
		ICPUCLK=HS IntOSC	mA	40	-	2.32	0.03	440.71	2.35	0.04	318.49	2.33	0.03	461.64
Cyclic RUN mode current	IDDCR	ICPUCLK=HS IntOSC	mA	40	-	2.32	0.03	440.71	2.35	0.04	318.49	2.33	0.03	461.64
		ICPUCLK is stopping	mA	32	-	0.79	0.02	688.93	0.81	0.02	658.05	0.79	0.01	737.72

Example of electrical distribution at +25°C

Electrical Characteristics:

We confirmed that there was no significant difference in electrical characteristics between EPI and non-EPI products.



◆ Products : RH850/F1L-2M ◆ PKG : 176pin QFP ◆ ASSY : RSC

## Reliability Evaluation Results:

ESD and LATCH-UP results:

The following table shows ESD/LATCH-UP Test results for EPI/non-EPI wafers. The results of ESD and LATCH-UP Test between wafer specifications were equivalent and there were no problems.

Test type	Target specification	Number of sample	EPI wfr. of N3	non-EPI wfr. of N3
HBM	AEC-Q100 +/- 2000V	3pcs	OK	OK
CDM	AEC-Q100 +/- 500V (All pin)	3pcs	OK	OK
Latch-up	AEC-Q100 +/- 100mA	6pcs	OK	OK

Reliability impact confirmation:

We completed TEG evaluation about extracted concern items based on addition of Si-wafer specifications.

We confirmed that non-Epi products were equivalent to Epi products in all items through TEG evaluation.

Change items	Change points	Concern items	Confirmation items	Confirmation results (EPI <-> non-EPI difference)
Impact on reliability due to addition of Si-Wafer specifications (EPI -> non-EPI)	Increase in crystal defects, impurities and precipitates in crystals and deterioration in gettering capability due to decrease in BMD*1 density	Change in reliability (Breakdown-voltage characteristics) of Gate-Oxide films	TDDB	We confirmed that there was no significant difference.
			TZDB	We confirmed that there was no significant difference.
		Changes in reliability (Retention characteristics) of Tunnel-Oxide films	HCI	We confirmed that there was no significant difference.
			NBTI	We confirmed that there was no significant difference.
			SILC/TDDB	We confirmed that there was no significant difference.

\*1 Bulk Micro Defects: Crystal defects due to Oxygen precipitation

## Product List

R7F7010023AFP#AA4	R7F7010184AFP#KA4
R7F7010023AFP#BA4	R7F7010214AFP#KA4
R7F7010023AFP#KA4	R7F7010223AFP#AA4
R7F7010033AFP#AA2	R7F7010233AFP#AA4
R7F7010033AFP#BA2	R7F7010233AFP#BA4
R7F7010033AFP-C#AA2	R7F7010233AFP#KA4
R7F7010073AFP#AA4	R7F7010234AFP#AA4
R7F7010073AFP#BA4	R7F7010243AFP#AA2
R7F7010073AFP#KA4	R7F7010243AFP#BA2
R7F7010074AFP#AA4	R7F7010243AFP#KA2
R7F7010104AFP#AA4	R7F7010253AFP#AA2
R7F7010114AFP#AA4	R7F7010254AFP#AA2
R7F7010114AFP#KA4	R7F7010283AFP#KA4
R7F7010124AFP#KA4	R7F7010304AFP#AA4
R7F7010133AFP#AA4	R7F7010304AFP#BA4
R7F7010133AFP#BA4	R7F7010323AFE#KA4
R7F7010133AFP#KA4	R7F7010323AFP#AA4
R7F7010134AFP#AA4	R7F7010323AFP#BA4
R7F7010134AFP#BA4	R7F7010323AFP#KA4
R7F7010134AFP#KA4	R7F7010323AFP-C#KA4
R7F7010143AFP#AA2	R7F7010413AFP#AA2
R7F7010143AFP#BA2	R7F7010413AFP#BA2
R7F7010153AFP#AA2	R7F7010414AFP#AA2
R7F7010153AFP#BA2	R7F7010434AFP#AA2
R7F7010153AFP#KA2	R7F7010443AFP#AA2
R7F7010154AFP-C#AA2	R7F7010453AFP#AA2
R7F7010163AFP#AA4	R7F7010454AFP#AA2
R7F7010174AFP#KA4	R7F7010573AFP#AA4
R7F7010183AFP#AA4	R7F7010574AFP#AA4
R7F7010183AFP#BA4	R7F7015013AFP#AA1
R7F7010184AFP#AA4	R7F7015693AFP#AA1