



Product Change Notification / SYST-14WYVK424

Date:

18-Apr-2022

Product Category:

Clock and Timing - Clock and Data Distribution

PCN Type:

Document Change

Notification Subject:

Data Sheet - PL133-97 - Low Power DC to 150MHz 1:9 Fanout Buffer IC Revision

Affected CPNs:

[SYST-14WYVK424_Affected_CPN_04182022.pdf](#)

[SYST-14WYVK424_Affected_CPN_04182022.csv](#)

Notification Text:

SYST-14WYVK424

Microchip has released a new Product Documents for the PL133-97 - Low Power DC to 150MHz 1:9 Fanout Buffer IC of devices. If you are using one of these devices please read the document located at [PL133-97 - Low Power DC to 150MHz 1:9 Fanout Buffer IC](#).

Description of Change:

1. Converted Micrel document PL133-97 to Microchip data sheet DS20006672A.
2. Minor text changes throughout.

Impacts to Data Sheet: See above details.

Reason for Change: To Improve Productivity

Change Implementation Status: Complete

Date Document Changes Effective: 18 April 2022

NOTE: Please be advised that this is a change to the document only the product has not been changed.

Markings to Distinguish Revised from Unrevised Devices: N/A

Attachments:

PL133-97 - Low Power DC to 150MHz 1:9 Fanout Buffer IC

Please contact your local [Microchip sales office](#) with questions or concerns regarding this notification.

Terms and Conditions:

If you wish to receive Microchip PCNs via email please register for our PCN email service at our [PCN home page](#) select register then fill in the required fields. You will find instructions about registering for Microchips PCN email service in the [PCN FAQ](#) section.

If you wish to change your PCN profile, including opt out, please go to the [PCN home page](#) select login and sign into your myMicrochip account. Select a profile option from the left navigation bar and make the applicable selections.

Affected Catalog Part Numbers (CPN)

PL133-97QC

PL133-97QI

PL133-97QC-R

PL133-97QI-R

Low-Power DC to 150 MHz 1:9 Fanout Buffer IC

Features

- 1:9 LVCMOS Output Fanout Buffer from DC to 150 MHz
- Low Additive Phase Jitter of 60 fs RMS
- 8 mA Output Drive Strength
- Low Power Consumption for Portable Applications
- Low Input-Output Delay
- Output-Output Skew <250 ps
- 2.5V to 3.3V, $\pm 10\%$ Operation
- 1.8V $\pm 5\%$ Operation up to 67 MHz
- Operating Temperature Range:
 - Commercial: 0°C to +70°C
 - Industrial: -40°C to +85°C
- Available in 16-Pin QFN Package

General Description


The PL133-97 is an advanced fanout buffer designed for high performance, low-power, small form factor applications. The PL133-97 accepts a reference clock input from DC to 150 MHz and provides nine outputs of the same frequency.

The PL133-97 is offered in a small 3 mm x 3 mm QFN-16L package and it offers the best phase noise, additive jitter performance, and lowest power consumption of any comparable IC.

The PL133-97 outputs can be disabled to a high impedance (tri-state) by pulling low the OE pin. When the OE pin is high, the outputs are enabled and follow the REF input signal. When the OE pin is left open, a pull-up resistor on the chip will default the OE pin to logic 1 so the outputs are enabled.

CLK8 is a free running output that remains enabled when the OE pin is pulled low.

Functional Block Diagram



PL133-97

1.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings †

Supply Voltage to Ground Potential	-0.5V to +4.6V
DC Input Voltage	$V_{SS} - 0.5V$ to +4.6V
Static Discharge Voltage (Per MIL-STD-883, Method 3015).....	>2000V

Operating Ratings †

Supply Voltage, V_{DD}	1.71V to 3.63V
--------------------------------	----------------

† **Notice:** Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational sections of this specification is not intended. Exposure to maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

Electrical Characteristics:

Parameter	Symbol	Min.	Typ.	Max.	Units	Conditions
Input Low Voltage	V_{IL}	—	—	$0.3 \times V_{DD}$	V	Note 1
Input High Voltage	V_{IH}	$0.7 \times V_{DD}$	—	—	V	Note 1
Input Low Current	I_{IL}	—	—	50	μA	$V_{IN} = 0V$
Input High Current	I_{IH}	—	—	100	μA	$V_{IN} = V_{DD}$
Supply Current	I_{DD}	—	—	32	mA	66.67 MHz with unloaded outputs
Output Low Voltage	V_{OL}	—	—	0.5	V	$I_O = 8 \text{ mA}$, $V_{DD} = 3.3V$
		—	—	0.5		$I_O = 6 \text{ mA}$, $V_{DD} = 2.5V$
		—	—	0.5		$I_O = 4 \text{ mA}$, $V_{DD} = 1.8V$
Output High Voltage	V_{OH}	$V_{DD} - 0.5$	—	—	V	$I_O = -8 \text{ mA}$, $V_{DD} = 3.3V$
		$V_{DD} - 0.5$	—	—		$I_O = -6 \text{ mA}$, $V_{DD} = 2.5V$
		$V_{DD} - 0.5$	—	—		$I_O = -4 \text{ mA}$, $V_{DD} = 1.8V$
OE Pin Pull-Up Resistance	R_{PU}	—	120	—	k Ω	—
Load Capacitance	C_L	—	—	30	pF	Load Capacitance, below 100 MHz, $V_{DD} > 2.25V$
		—	—	10		Load Capacitance between 100 MHz and 134 MHz, $V_{DD} > 2.25V$
		—	—	5		Load Capacitance, above 134 MHz, $V_{DD} > 2.25V$
		—	—	15		Load Capacitance, below 67 MHz, $1.71V < V_{DD} < 2.25V$
Input Capacitance	C_{IN}	—	—	7	pF	—
Power-Up Time	t_{PU}	0.05	—	50	ms	Power-up time for all V_{DD} to reach minimum specified voltage (power ramps must be monotonic)

Note 1: REF input has a threshold voltage of $V_{DD}/2$.

SWITCHING CHARACTERISTICS [Note 2](#)

Electrical Characteristics:

Parameter	Symbol	Min.	Typ.	Max.	Units	Conditions
Operating Frequency	f	DC	—	160	MHz	$V_{DD} = 3.3V, 2.5V$
		DC	—	67	MHz	$V_{DD} = 1.8V$
Duty Cycle = $t_2 \div t_1$	—	40	50	60	%	Measured at $V_{DD}/2$, Input = 50%
Rise Time	t_3	—	—	1.5	ns	Measured between 0.8V and 2.0V
Fall Time	t_4	—	—	1.5	ns	Measured between 0.8V and 2.0V
Output to Output Skew Note 1	t_5	—	—	250	ps	All outputs equally loaded
Propagation Delay, REF Rising Edge to CLKX Rising Edge Note 1	t_6	1	5	9.2	ns	Measured at $V_{DD}/2$

Note 1: Parameter is guaranteed by design and characterization.

2: All parameters are specified with loaded outputs.

NOISE CHARACTERISTICS

Electrical Characteristics:

Parameter	Symbol	Min.	Typ.	Max.	Units	Conditions
Additive Phase Jitter	—	—	60	—	fs	$V_{DD} = 3.3V$, Frequency = 100 MHz Integration range 12 kHz - 20 MHz

PL133-97

TEMPERATURE SPECIFICATIONS (Note 1)

Parameters	Symbol	Min.	Typ.	Max.	Units	Conditions
Temperature Ranges						
Ambient Operating Temperature (T_A)	T_A	0	—	+70	°C	Commercial
		-40	—	+85		Industrial
Junction Temperature	T_J	—	—	+150	°C	—
Storage Temperature Range	T_S	-65	—	+150	°C	—
Package Thermal Resistance						
16-Lead QFN	$R_{\theta JA}$	—	82.5	—	°C/W	—

Note 1: The maximum allowable power dissipation is a function of ambient temperature, the maximum allowable junction temperature and the thermal resistance from junction to air (i.e., T_A , T_J , θ_{JA}). Exceeding the maximum allowable power dissipation will cause the device operating junction temperature to exceed the maximum +150°C rating. Sustained junction temperatures above +150°C can impact the device reliability.

2.0 PIN DESCRIPTIONS




FIGURE 2-1: Pin Configuration, 16-Lead QFN Package.

The descriptions of the pins are listed in [Table 2-1](#).

TABLE 2-1: PIN FUNCTION TABLE

Pin Number	P8in Name	Type	Description
15	REF	I	Input reference frequency
1	CLK1	O	Buffered clock output
4	CLK2	O	Buffered clock output
5	CLK3	O	Buffered clock output
8	CLK4	O	Buffered clock output
9	CLK5	O	Buffered clock output
12	CLK6	O	Buffered clock output
13	CLK7	O	Buffered clock output
14	CLK8	O	Buffered clock output, free running, does not disable with OE
16	CLK9	O	Buffered clock output
2, 11	VDD	P	VDD connection
3, 7, 10	GND	P	GND connection
6	OE	I	Output enable control input with 130 kΩ pull-up
ePAD	—	—	Center Pad for thermal relief. Connect to GND

PL133-97

3.0 NOMINAL PERFORMANCE CHARACTERISTICS

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.




FIGURE 3-1: PL133-97 Additive Phase Jitter: $V_{DD} = 3.3V$, CLK-100 MHz, Integration Range 12 kHz - 20 MHz.

When a buffer is used to pass a signal then the buffer will add a little bit of its own noise. The phase noise on the output of the buffer will be a little bit more than the phase noise in the input signal. The noise added by the buffer to the input signal is quantified by the additive phase jitter defined by the following formula:

EQUATION 3-1:

$$AdditivePhaseJitter = \sqrt{(OutputPhaseJitter)^2 - (InputPhaseJitter)^2}$$

4.0 SWITCHING WAVEFORMS




FIGURE 4-1: Duty Cycle Timing.




FIGURE 4-2: All Outputs Rise/Fall Time.




FIGURE 4-3: Output to Output Skew.




FIGURE 4-4: Input-Output Propagation Delay.

5.0 TEST CIRCUIT




FIGURE 5-1: *Test Circuit.*

6.0 LAYOUT RECOMMENDATIONS

The following guidelines are to assist you with a performance optimized PCB design:

6.1 Signal Integrity and Termination Considerations

- Keep traces short
- Trace = Inductor. With a capacitive load this equals ringing
- Long trace = Transmission Line. Without proper termination this will cause reflections ringing and waveforms degradations.
- Use stripline or microstrip with defined impedance for long traces (> 1 inch)
- Match traces on one side of the board to avoid reflections bouncing back and forth.

6.2 Decoupling and Power Supply Considerations

- Place decoupling capacitors as close as possible to the VDD pin(s) to limit noise from the power supply
- Addition of a ferrite bead in series with VDD can help prevent noise from other board sources
- Value of decoupling capacitor is frequency dependant. Typical values to use are 0.1 μF for designs using frequencies <50 MHz and 0.01 μF for designs using frequencies >50 MHz





FIGURE 6-1: Typical CMOS Termination.

PL133-97


7.0 PACKAGING INFORMATION

7.1 Package Marking Information

16-Lead QFN*



Example




Legend:	XX...X	Product code, customer-specific information, or frequency in MHz without printed decimal point
	Y	Year code (last digit of calendar year)
	YY	Year code (last 2 digits of calendar year)
	WW	Week code (week of January 1 is week '01')
	NNN	Alphanumeric traceability code
	(e3)	Pb-free JEDEC® designator for Matte Tin (Sn)
	*	This package is Pb-free. The Pb-free JEDEC designator ((e3)) can be found on the outer packaging for this package.
	•, ▲, ▼	Pin one index is identified by a dot, delta up, or delta down (triangle mark).
Note:	In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information. Package may or may not include the corporate logo.	
	Underbar (¯) and/or Overbar (˘) symbol may not be to scale.	

16-Lead QFN Package Outline and Recommended Land Pattern


TITLE

16 LEAD QFN 3x3mm PACKAGE OUTLINE & RECOMMENDED LAND PATTERN


DRAWING #	QFN33-16LD-PL-3	UNIT	MM
Lead Frame	NiPdAu	Lead Finish	NiPdAu




TOP VIEW
NOTE: 1, 2, 3



BOTTOM VIEW
NOTE: 1, 2, 3



SIDE VIEW
NOTE: 1, 2, 3



RECOMMENDED LAND PATTERN
NOTE: 4, 5

NOTE:

1. MAX PACKAGE WARPAGE IS 0.05mm.
2. MAX ALLOWABLE BURR IS 0.076mm IN ALL DIRECTIONS
3. PIN #1 IS ON TOP WILL BE LASER MARKED.
4. RED CIRCLE IN LAND PATTERN INDICATES THERMAL VIA. SIZE SHOULD BE 0.30-0.35mm IN DIAMETER AND SHOULD BE CONNECTED TO GND FOR MAX THERMAL PERFORMANCE.
5. GREEN RECTANGLES (SHADED AREA) INDICATE SOLDER STENCIL OPENING ON EXPOSED PAD AREA. SIZE SHOULD BE 0.60x0.60mm IN SIZE, 0.20mm SPACING.

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>.

PL133-97

NOTES:

APPENDIX A: REVISION HISTORY

Revision A (April 2022)

- Converted Micrel document PL133-97 to Microchip data sheet DS20006672A.
- Minor text changes throughout.

PL133-97

NOTES:

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, contact your local Microchip representative or sales office.

<u>PART NO.</u>	<u>X</u>	<u>XX</u>	<u>X</u>
Device	Package	Temperature Range	Media Type
Device: PL133-97: Low-Power DC to 150 MHz 1:9 Fanout Buffer IC Package: Q = 16-Lead QFN Package (RoHS Compliant) Temperature Range: C = 0°C to +70°C (Commercial) I = -40°C to +85°C (Industrial) Media Type: (blank) = 20/Bag R = 3,000/Reel	Examples: a) PL133-97QC Low-Power DC to 150 MHz 1:9 Fanout Buffer IC, QFN Package, 0°C to +70°C, 20/Bag b) PL133-97QC-R Low-Power DC to 150 MHz 1:9 Fanout Buffer IC, QFN Package, 0°C to +70°C, 3,000/Reel c) PL133-97QI Low-Power DC to 150 MHz 1:9 Fanout Buffer IC, QFN Package, -40°C to +85°C, 20/Bag b) PL133-97QI-R Low-Power DC to 150 MHz 1:9 Fanout Buffer IC, QFN Package, -40°C to +85°C, 3,000/Reel Note 1: Tape and Reel identifier only appears in the catalog part number description. This identifier is used for ordering purposes and is not printed on the device package. Check with your Microchip Sales Office for package availability with the Tape and Reel option.		

PLA133-97

NOTES:

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is “unbreakable”. Code protection is constantly evolving. Microchip is committed to continuously improving the code protection features of our products.

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at <https://www.microchip.com/en-us/support/design-help/client-support-services>.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Klear, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, QuietWire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, TrueTime, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, GridTime, IdealBridge, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, NVM Express, NVMe, Omniscient Code Generation, PICDEM, PICDEM.net, PICKit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQI, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, Symmcom, and Trusted Time are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2022, Microchip Technology Incorporated and its subsidiaries.

All Rights Reserved.

ISBN: 978-1-6683-0275-0



MICROCHIP

Worldwide Sales and Service

AMERICAS

Corporate Office
2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7200
Fax: 480-792-7277
Technical Support:
<http://www.microchip.com/support>
Web Address:
www.microchip.com

Atlanta
Duluth, GA
Tel: 678-957-9614
Fax: 678-957-1455

Austin, TX
Tel: 512-257-3370

Boston
Westborough, MA
Tel: 774-760-0087
Fax: 774-760-0088

Chicago
Itasca, IL
Tel: 630-285-0071
Fax: 630-285-0075

Dallas
Addison, TX
Tel: 972-818-7423
Fax: 972-818-2924

Detroit
Novi, MI
Tel: 248-848-4000

Houston, TX
Tel: 281-894-5983

Indianapolis
Noblesville, IN
Tel: 317-773-8323
Fax: 317-773-5453
Tel: 317-536-2380

Los Angeles
Mission Viejo, CA
Tel: 949-462-9523
Fax: 949-462-9608
Tel: 951-273-7800

Raleigh, NC
Tel: 919-844-7510

New York, NY
Tel: 631-435-6000

San Jose, CA
Tel: 408-735-9110
Tel: 408-436-4270

Canada - Toronto
Tel: 905-695-1980
Fax: 905-695-2078

ASIA/PACIFIC

Australia - Sydney
Tel: 61-2-9868-6733

China - Beijing
Tel: 86-10-8569-7000

China - Chengdu
Tel: 86-28-8665-5511

China - Chongqing
Tel: 86-23-8980-9588

China - Dongguan
Tel: 86-769-8702-9880

China - Guangzhou
Tel: 86-20-8755-8029

China - Hangzhou
Tel: 86-571-8792-8115

China - Hong Kong SAR
Tel: 852-2943-5100

China - Nanjing
Tel: 86-25-8473-2460

China - Qingdao
Tel: 86-532-8502-7355

China - Shanghai
Tel: 86-21-3326-8000

China - Shenyang
Tel: 86-24-2334-2829

China - Shenzhen
Tel: 86-755-8864-2200

China - Suzhou
Tel: 86-186-6233-1526

China - Wuhan
Tel: 86-27-5980-5300

China - Xian
Tel: 86-29-8833-7252

China - Xiamen
Tel: 86-592-2388138

China - Zhuhai
Tel: 86-756-3210040

ASIA/PACIFIC

India - Bangalore
Tel: 91-80-3090-4444

India - New Delhi
Tel: 91-11-4160-8631

India - Pune
Tel: 91-20-4121-0141

Japan - Osaka
Tel: 81-6-6152-7160

Japan - Tokyo
Tel: 81-3-6880-3770

Korea - Daegu
Tel: 82-53-744-4301

Korea - Seoul
Tel: 82-2-554-7200

Malaysia - Kuala Lumpur
Tel: 60-3-7651-7906

Malaysia - Penang
Tel: 60-4-227-8870

Philippines - Manila
Tel: 63-2-634-9065

Singapore
Tel: 65-6334-8870

Taiwan - Hsin Chu
Tel: 886-3-577-8366

Taiwan - Kaohsiung
Tel: 886-7-213-7830

Taiwan - Taipei
Tel: 886-2-2508-8600

Thailand - Bangkok
Tel: 66-2-694-1351

Vietnam - Ho Chi Minh
Tel: 84-28-5448-2100

EUROPE

Austria - Wels
Tel: 43-7242-2244-39
Fax: 43-7242-2244-393

Denmark - Copenhagen
Tel: 45-4485-5910
Fax: 45-4485-2829

Finland - Espoo
Tel: 358-9-4520-820

France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

Germany - Garching
Tel: 49-8931-9700

Germany - Haan
Tel: 49-2129-3766400

Germany - Heilbronn
Tel: 49-7131-72400

Germany - Karlsruhe
Tel: 49-721-625370

Germany - Munich
Tel: 49-89-627-144-0
Fax: 49-89-627-144-44

Germany - Rosenheim
Tel: 49-8031-354-560

Israel - Ra'anana
Tel: 972-9-744-7705

Italy - Milan
Tel: 39-0331-742611
Fax: 39-0331-466781

Italy - Padova
Tel: 39-049-7625286

Netherlands - Drunen
Tel: 31-416-690399
Fax: 31-416-690340

Norway - Trondheim
Tel: 47-7288-4388

Poland - Warsaw
Tel: 48-22-3325737

Romania - Bucharest
Tel: 40-21-407-87-50

Spain - Madrid
Tel: 34-91-708-08-90
Fax: 34-91-708-08-91

Sweden - Gothenberg
Tel: 46-31-704-60-40

Sweden - Stockholm
Tel: 46-8-5090-4654

UK - Wokingham
Tel: 44-118-921-5800
Fax: 44-118-921-5820