



Product Change Notification / SYST-28JXGT661

Date:

29-Mar-2022

Product Category:

32-bit Microcontrollers

PCN Type:

Document Change

Notification Subject:

ERRATA - PIC32CM LE00/LS00/LS60 Family Silicon Errata and Data Sheet Clarifications Errata Document Revision

Affected CPNs:

[SYST-28JXGT661_Affected_CPN_03292022.pdf](#)
[SYST-28JXGT661_Affected_CPN_03292022.csv](#)

Notification Text:

SYST-28JXGT661

Microchip has released a new Product Documents for the PIC32CM LE00/LS00/LS60 Family Silicon Errata and Data Sheet Clarifications of devices. If you are using one of these devices please read the document located at [PIC32CM LE00/LS00/LS60 Family Silicon Errata and Data Sheet Clarifications](#).

Notification Status: Final

Description of Change:

The following updates were implemented in this revision:

- 1) Updated the Device ID in the Introduction
- 2) Added the following new errata:
 - ADC: 2.1.3 Sequence State
- 3) Removed obsolete Data Sheet Clarifications

Impacts to Data Sheet: None

Reason for Change: To Improve Productivity

Change Implementation Status: Complete

Date Document Changes Effective: 29 March 2022

NOTE: Please be advised that this is a change to the document only the product has not been changed.

Markings to Distinguish Revised from Unrevised Devices: N/A

Attachments:

[PIC32CM LE00/LS00/LS60 Family Silicon Errata and Data Sheet Clarifications](#)

Please contact your local [Microchip sales office](#) with questions or concerns regarding this notification.

Terms and Conditions:

If you wish to [receive Microchip PCNs via email](#) please register for our PCN email service at our [PCN home page](#) select register then fill in the required fields. You will find instructions about registering for Microchips PCN email service in the [PCN FAQ](#) section.

If you wish to [change your PCN profile, including opt out](#), please go to the [PCN home page](#) select login and sign into your myMicrochip account. Select a profile option from the left navigation bar and make the applicable selections.



PIC32CM LE00/LS00/LS60

PIC32CM LE00/LS00/LS60 Family Silicon Errata and Data Sheet Clarifications

PIC32CM LE00/LS00/LS60 Family

The PIC32CM LE00/LS00/LS60 family of devices that you have received conform functionally to the current Device Data Sheet (DS60001615C), except for the anomalies described in this document.

The silicon issues discussed in the following pages are for silicon revisions with the Device and Revision IDs listed in the following tables. The silicon issues are summarized in the Silicon Issues Summary.

The errata described in this document will be addressed in future revisions of the PIC32CM LE00/LS00/LS60 family silicon.

Note: This document summarizes all silicon errata issues from all revisions of silicon, previous as well as current.

Data Sheet clarifications and corrections (if applicable) are located in Data Sheet Clarifications, following the discussion of silicon issues.

Table 1. PIC32CM LE00 Family Silicon Device Identification

Devices	Device ID (DID[31:0])	Silicon Revision ID (DID.REVISION[3:0])
		A0
PIC32CM5164LE00100	0x20850X00	0x0
PIC32CM5164LE00064	0x20850X01	0x0
PIC32CM5164LE00048	0x20850X02	0x0
PIC32CM2532LE00100	0x20850X04	0x0
PIC32CM2532LE00064	0x20850X05	0x0
PIC32CM2532LE00048	0x20850X06	0x0

Table 2. PIC32CM LS00 Family Silicon Device Identification

Devices	Device ID (DID[31:0])	Silicon Revision ID (DID.REVISION[3:0])
		A0
PIC32CM5164LS00100	0x20860X00	0x0
PIC32CM5164LS00064	0x20860X01	0x0
PIC32CM5164LS00048	0x20860X02	0x0
PIC32CM2532LS00100	0x20860X04	0x0
PIC32CM2532LS00064	0x20860X05	0x0
PIC32CM2532LS00048	0x20860X06	0x0

Table 3. PIC32CM LS60 Family Silicon Device Identification

Devices	Device ID (DID[31:0])	Silicon Revision ID (DID.REVISION[3:0])
		A0
PIC32CM5164LS60100	0x20870X00	0x0
PIC32CM5164LS60064	0x20870X01	0x0
PIC32CM5164LS60048	0x20870X02	0x0
PIC32CM2532LS60100	0x20870X04	0x0
PIC32CM2532LS60064	0x20870X05	0x0
PIC32CM2532LS60048	0x20870X06	0x0

Note: Refer to the “Device Service Unit” chapter in the current Device Data Sheet (DS60001615C) for detailed information on Device Identification and Revision IDs for your specific device.

Table of Contents

PIC32CM LE00/LS00/LS60 Family.....	1
1. Silicon Errata Summary.....	4
2. PIC32CM LE00/LS00/LS60 Errata Issues.....	6
2.1. ADC.....	6
2.2. Boot ROM.....	7
2.3. DAC.....	7
2.4. Device.....	7
2.5. EIC.....	8
2.6. EVSYS.....	9
2.7. I ² S.....	9
2.8. MCLK.....	10
2.9. NVMCTRL.....	10
2.10. OSCCTRL.....	11
2.11. OSC32KCTRL.....	11
2.12. SERCOM I ² C.....	11
2.13. SERCOM SPI.....	12
2.14. SERCOM USART.....	13
2.15. TC.....	13
2.16. TCC.....	14
3. Data Sheet Clarifications.....	16
4. Revision History.....	17
The Microchip Website.....	18
Product Change Notification Service.....	18
Customer Support.....	18
Microchip Devices Code Protection Feature.....	18
Legal Notice.....	18
Trademarks.....	19
Quality Management System.....	19
Worldwide Sales and Service.....	20

PIC32CM LE00/LS00/LS60

Silicon Errata Summary

1. Silicon Errata Summary

Module	Feature	Item #	Issue Summary	Affected Revisions
				A0
ADC	Reference Buffer Offset Compensation	2.1.1	First ADC conversions are incorrect when using Reference Buffer Offset Compensation.	X
ADC	Offset Correction	2.1.2	Offset correction is not supported in the 8-bit and 10-bit conversion resolution.	X
ADC	Sequence State	2.1.3	The SEQSTATUS register is not updated properly when exiting standby mode by an ADC conversions sequence event.	X
Boot ROM	Secure Boot using the ATECC608B (PIC32CM LS60 only)	2.2.1	Secure Boot using the ATECC608B is not functional if the Non-Secure Callable Flash (BOOT region) is used.	X
DAC	First Conversion	2.3.1	First DAC Conversion after device power-up or after wake-up from Standby Low-Power mode is smaller than the expected value.	X
DAC	Spurious EMPTY Interrupt	2.3.2	When DAC refresh mode is disabled and a write to DATABUFx register is performed, INTFLAG.EMPTYx interrupt is incorrectly set.	X
Device	Standby Current Consumption	2.4.1	Standby with PDSW power domain (Power Domain Switchable) configured in retention is not functional and generates an increased power consumption in Standby Sleep mode.	X
Device	Standby entry	2.4.2	Potential hard fault upon standby entry when SysTick interrupt is enabled	X
Device	Performance Level 0 Mode (PL0)	2.4.3	Performance Level 0 Mode (PL0) is incorrectly configured and must not be used out of Boot ROM startup phase.	X
EIC	PAC Protection	2.5.1	8-bit and 16-bit reads/writes on the reserved areas of the EIC registers mapping starting from EVCTRL register do not generate a PAC protection error.	X
EVSYS	Software Events in Synchronous and Resynchronized modes	2.6.1	Software events in Synchronous and Resynchronized modes are not functional.	X
EVSYS	Synchronous Mode	2.6.2	Spurious Overrun Interrupt when the generic clock for a channel is always on.	X
I ² S	Client Mode with Host Clock Output enabled	2.7.1	When a Clock Unit n is configured in Client Mode, with the Serial Clock (SCKn) and the Frame Sync (FSn) as inputs, and with the Host Clock output (MCKn) enabled, the Host Clock output (MCKn) is not generated until the Serial Clock (SCKn) receives an active bit clock on its input.	X
MCLK	DPLLULP clock	2.8.1	Hardfault exception after having selected DPLLULP clock as main clock.	X
NVMCTRL	Data FLASH Silent Access and Scrambling	2.9.1	Silent Access and Scrambling on the Data FLASH are not functional when both are enabled.	X
NVMCTRL	Debug Mode	2.9.2	In Debug, if VREGPLL is enabled as well as the NVM Fast Wake Up feature, any flash controller access will stall.	X
NVMCTRL	Idle Mode Flash Corruption	2.9.3	Upon wake-up from IDLE in specific conditions, if the instruction following the WFI instruction is not prefetched or cached, CPU read in flash can be corrupted.	X
OSCCTRL	FDPLL96M On Demand in Standby	2.10.1	The FDPLL96M On Demand mode is not functional in Standby sleep mode .	X
OSC32KCTRL	External 32.768KHz Crystal Oscillator	2.11.1	External 32.768KHz crystal oscillator operation is not supported over the full temperature range of -40°C to +85°C.	X
SERCOM I ² C	Fast-Mode Plus and High-speed mode	2.12.1	When configured in HS or Fast-Mode Plus, SDA and SCL fall times are shorter than I ² C specification requirement and can lead to reflection.	X
SERCOM SPI	Baud Register in Host mode	2.13.1	In Host mode, when Inter-Character Spacing is disabled, transmitted data on the MOSI pin is corrupted when BAUD = 0 in the BAUD register (i.e., when SCK = GCLK/2).	X
SERCOM SPI	Hardware SPI Select Control	2.13.2	When Hardware SPI Select Control is enabled, the SPI Select (SS) pin goes high after each byte transfer.	X
SERCOM SPI	Client Data Preload	2.13.3	Preloading a new SPI data before going into Standby Sleep mode, may lead to extra power consumption.	X

PIC32CM LE00/LS00/LS60

Silicon Errata Summary

.....continued

Module	Feature	Item #	Issue Summary	Affected Revisions
				A0
SERCOM SPI	SPI Transaction Length Error Status	2.13.4	When exiting from Standby with retention Sleep mode, the SPI Transaction Length Error Status value STATUS.LENERR can be wrong.	X
SERCOM USART	ISO7816 mode	2.14.1	In ISO7816 mode, the Receive Error Count register will be incremented twice if an error is detected when another host (different from the CPU) makes an access during Standby mode.	X
TC	Capture mode / Over Consumption	2.15.1	Over consumption in Capture mode when entering Standby mode.	X
TC	Re-trigger	2.15.2	If a Re-trigger event occurs at the Channel Compare Match [n] time, the next Waveform Output [n] is missing or disturbed.	X
TCC	Dithering Mode	2.16.1	Re-trigger in RAMP2 operations is not supported in Dithering Mode.	X
TCC	RAMP2 Operations	2.16.2	Timer/Counter counting down mode is not supported in RAMP2 operations	X
TCC	DMA Trigger	2.16.3	DMA trigger on Channel Compare Match does not work	X
TCC	Re-trigger	2.16.4	If a Re-trigger event occurs at the Channel Compare Match [n] time, the next Waveform Output [n] is missing or disturbed.	X
TCC	Re-trigger in RAMP2 Operations	2.16.5	Re-trigger in RAMP2 operations is not supported if a prescaler is used and the re-trig of the counter is done on the next GCLK.	X

2. PIC32CM LE00/LS00/LS60 Errata Issues

The following issues apply to the PIC32CM LE00/LS00/LS60 family of devices.

2.1 ADC

2.1.1 Reference Buffer Offset Compensation

Total Unadjusted Error (TUE) of the ADC conversion result is out of specification when,

- Using the reference source as REFCTRL.REFSEL \neq AVDD and
- Reference Buffer Offset Compensation is enabled (REFCTRL.REFCOMP = 1)

Workaround

The first five conversions after enabling ADC must be ignored. All further ADC conversions are within the specification.

Affected Silicon Revisions

A0						
X						

2.1.2 Offset Correction

Offset correction using the OFFSETCORR register is not supported in the 8-bit and 10-bit conversion resolution.

Workaround

None.

Affected Silicon Revisions

A0						
X						

2.1.3 Sequence State

The SEQSTATUS register is not updated properly when exiting Standby mode by an ADC conversions sequence event.

The first conversion source is done (available in the RESULT register), but is not identified and reported in the SEQSTATUS register.

Workaround

None.

Affected Silicon Revisions

A0						
X						

2.2 Boot ROM

2.2.1 Secure Boot Using the ATECC608B (PIC32CM LS60 only)

Secure Boot using the ATECC608B (BOCOR.BOOTOPT>3) is not functional if the Non-Secure Callable Flash (BOOT region) is used (BOCOR.BNSC != 0)

Workaround

Set BOCOR.BNSC = 0 and use the Non-Secure Callable Flash (APPLICATION region) region (ANSC) instead of BSNC one to invoke functions from the BOOT region.

Affected Silicon Revisions

A0						
X						

2.3 DAC

2.3.1 First Conversion

First DAC Conversion after device power-up or after wake-up from Standby Low-Power mode is less than the expected value.

Workaround

Perform a second DAC conversion to get the desired value.

Affected Silicon Revisions

A0						
X						

2.3.2 Spurious EMPTY Interrupt

When DAC Refresh mode is disabled (DACCTRLx.REFRESH = 0x0) and a write to the DATABUFx register is performed, INTFLAG.EMPTYx interrupt is incorrectly set.

Workaround

Use DAC only in Refresh mode.

Affected Silicon Revisions

A0						
X						

2.4 Device

2.4.1 Increased Power Consumption in Standby Sleep Mode

Standby with PDSW power domain (Power Domain Switchable) configured in retention (STDBYCFG.PDCFG = 0, reset condition) is not functional and generates an increased power consumption in Standby Sleep mode.

Workaround

Force the PDSW power domain in Active mode by setting STDBYCFG.PDCFG = 1.

Note: Disabling the PDSW Retention mode makes the Dynamic Power Gating feature unusable.

Affected Silicon Revisions

A0						
X						

2.4.2 Standby Entry

When the Systick interrupt is enabled and the standby back-bias option is set (STDBYCFG.BBIAS = 1), an hard fault can occur when the Systick interrupt coincides with the standby entry.

Workaround

Disable the Systick interrupt before entering standby and re-enable it after wake up.

Affected Silicon Revisions

A0						
X						

2.4.3 Performance Level 0 Mode (PL0)

Performance Level 0 Mode (PL0) is incorrectly configured and must not be used out of Boot ROM startup phase. As a result, any information related to Performance Level 0 Mode (PL0) given in the Electrical Characteristics chapter is not valid and must be disregarded.

Workaround

User code must switch to Performance Level 2 Mode (PL2) (PM -> PLCFG.PLSEL = 0x2) before accessing any other peripheral's registers.

Note: Arm® Cortex®-M23 core peripherals can be accessed before, if required.

As a result:

- The voltage regulators (MAINVREG and VREGPLL) cannot operate in PL0 including during Standby Sleep mode. This prevents from setting the SUPC->VREG.STDBYPL0 to 1.
- The low-power voltage reference (ULPVREF) is not usable as it can only be used in PL0.

Affected Silicon Revisions

A0						
X						

2.5 EIC

2.5.1 PAC Protection

8-bit and 16-bit read/write on the reserved areas of the EIC registers mapping starting from the EVCTRL register do not generate a PAC protection error.

Workaround

None.

Affected Silicon Revisions

A0						
X						

2.6 EVSYS

2.6.1 Software Events in Synchronous and Resynchronized Modes

Software events in Synchronous and Resynchronized modes are not functional.

Workaround

Use software events in Asynchronous mode.

Affected Silicon Revisions

A0						
X						

2.6.2 Synchronous Mode

In Synchronous mode, spurious overrun interrupts can be generated when the generic clock for a channel is always ON (CHANNEL.ONDEMAND = 0).

Workaround

Set Generic Clock on Demand feature by setting CHANNEL.ONDEMAND = 1.

Affected Silicon Revisions

A0						
X						

2.7 I²S

2.7.1 Client Mode with Host Clock Output enabled

When a Clock Unit 'n' is configured in Client mode, with the Serial Clock (SCKn) and the Frame Sync (FSn) as inputs (CLKCTRLn.SCKSEL = 1, CLKCTRLn.FSSEL = 1), and with the Host Clock output (MCKn) enabled (CLKCTRLn.MCKEN = 1), the Host Clock output (MCKn) is not generated until the Serial Clock (SCKn) receives an Active Bit Clock on its input.

Workaround

Disable the Host Clock output (CLKCTRLn.MCKEN = 0) and use another clock source to generate the Host Clock output.

Affected Silicon Revisions

A0						
X						

2.8 MCLK

2.8.1 DFLLULP Clock Reference

A Hard fault exception can occur after selecting the DFLLULP clock as the main clock source (CTRLA.CKSEL = 1).

Workaround

Add 6 NOP instructions after writing the CTRLA.CKSEL bit.

Affected Silicon Revisions

A0						
X						

2.9 NVMCTRL

2.9.1 Data Flash Silent Access and Scrambling

Silent Access and Scrambling on the Data Flash are not functional when both are enabled. Silent Access as Data Flash scrambling remain functional if only one of them is configured by the application.

Workaround

None.

Affected Silicon Revisions

A0						
X						

2.9.2 Debug Mode

In Debug mode, if VREGPLL is enabled (SUPC VREGPLL.ENABLE = 1) as well as the NVM Fast Wake Up feature (NVMCTRL CTRLB.FWUP = 1), any Flash controller access will stall. If CPU is executing from Flash, this results in stalling the debug access port.

Workaround

In Debug mode, do not configure NVM Fast Wake Up mode (NVMCTRL CTRLB.FWUP = 1) if VREGPLL is enabled (SUPC VREGPLL.ENABLE = 1).

Affected Silicon Revisions

A0						
X						

2.9.3 Idle Mode Flash Corruption

In the following conditions:

- CPU is in Thread mode (CPU core register PRIMASK = 1)
- CPU is in Idle Sleep mode
- Flash Power Reduction mode is enabled (CTRLB.SLEEPFRM = 0x0 or 0x1)

Upon wake-up, if the instruction following the WFI instruction is not prefetched or cached, CPU read in Flash can be corrupted.

Workaround

Use any one of the following workarounds:

1. Disable the Flash Power Reduction mode (CTRLB.SLEEPPRM = 0x3). This will affect the Standby Low-Power mode current consumptions.
2. Relocate the WFI critical section in SRAM or in cache.

Affected Silicon Revisions

A0						
X						

2.10 OSCCTRL

2.10.1 FDPPLL96M On Demand in Standby

The FDPPLL96M On Demand mode (DPLLCTRLA.ONDEMAND = 1) is not functional in Standby Sleep mode.

Workaround

Set the DPLLCTRLA.ONDEMAND = 0 which makes the FDPPLL96M always running in Standby Sleep mode.

Affected Silicon Revisions

A0						
X						

2.11 OSC32KCTRL

2.11.1 External 32.768 kHz Crystal Oscillator

The external 32.768 kHz crystal oscillator operation is not supported over the full temperature range of -40°C to +85°C.

Workaround

Limit the external 32.768 kHz crystal oscillator operation temperature range from 0°C to 85°C with a crystal ESR < 70 kΩ.

Affected Silicon Revisions

A0						
X						

2.12 SERCOM I²C

2.12.1 Fast-Mode Plus and High-Speed Mode

When configured in HS or Fast-Mode Plus, SDA and SCL fall times are not compliant to I²C specification requirement and can lead to reflection.

Workaround

When reflection is observed, a 100 ohm serial resistor can be added on the impacted line.

Affected Silicon Revisions

A0						
X						

2.13 SERCOM SPI

2.13.1 BAUD Register in Host Mode

In Host mode, when Inter-Character Spacing is disabled (CTRLC.ICSPACE = 0), transmitted data on the MOSI pin is corrupted when BAUD = 0 in the BAUD register (i.e., when SCK = GCLK/2). This results in not achieving the maximum SCK frequency as documented in the SPI Electrical Characteristics chapters (MSP_1 parameter number).

Workaround

Select one of the following workarounds:

1. Use a BAUD value in the BAUD register different from '0' by increasing the GCLK frequency.
2. Enable the Host Inter-Character Spacing by writing a non-zero value to CTRLC.ICSPACE.

Affected Silicon Revisions

A0						
X						

2.13.2 Hardware SPI Select Control

When Hardware SPI Select Control is enabled (CTRLB.MSSEN = 1), the SPI Select (\overline{SS}) pin goes high after each byte transfer even if new data is ready to be sent.

Workaround

Set CTRLB.MSSEN = 0 and handle the SPI Select (\overline{SS}) pin by software.

Affected Silicon Revisions

A0						
X						

2.13.3 Client Data Preload

Preloading a new SPI data (CTRLB.PLOADEN = 1) before going into Standby Sleep mode, may lead to extra power consumption.

Workaround

None

Affected Silicon Revisions

A0						
X						

2.13.4 SPI Transaction Length Error Status

When exiting from Standby with retention Sleep mode, the SPI Transaction Length Error Status value (STATUS.LENERR) can be wrong.

Workaround

Check the Transaction Length Error Status before entering Standby with retention Sleep mode. When exiting from, discard STATUS.LENERR value by clearing it.

Affected Silicon Revisions

A0						
X						

2.14 SERCOM USART

2.14.1 ISO7816 Mode

In ISO7816 mode, the Receive Error Count register (RXERRCNT) will be incremented twice if an error is detected when another host (different from the CPU) makes an access during Standby mode.

Workaround

None.

Affected Silicon Revisions

A0						
X						

2.15 TC

2.15.1 Capture Mode/Over Consumption

If the Time Counter x (TCx) is in Capture mode (TC.CTRLA.CAPTENx = 1) and TC.CTRLA.RUNSTBY = 0, the clock source driving GCLK_TCx can be kept running in Standby mode causing extra power consumption.

Workaround

Disable the Time Counter x (TCx) (TC.CTRLA.ENABLE = 0) which has a channel configured in Capture mode before going to Standby mode.

Affected Silicon Revisions

A0						
X						

2.15.2 Re-trigger

If a Re-trigger event (EVCTRL.EVACTn = 0x1, RETRIGGER) occurs at the Channel Compare Match [n] time, the next Waveform Output [n] is corrupted.

Workaround

Use two channels to store their two successive (n and n+1) CC register values and combine their related waveform outputs to make signal redundancy.

Affected Silicon Revisions

A0						
X						

2.16 TCC

2.16.1 Dithering Mode

Re-trigger in RAMP2 operations (RAMP2, RAMP2A, RAMP2C, RAMP2CS) is not supported in Dithering mode.

Workaround

None.

Affected Silicon Revisions

A0						
X						

2.16.2 RAMP2 Operations

Timer/Counter counting down mode (CTRLBCLR.DIR = CTRLBSET.DIR = 1) is not supported in RAMP2 operations (RAMP2, RAMP2A, RAMP2C, RAMP2CS).

Workaround

Use Timer/Counter counting up mode (CTRLBCLR.DIR = CTRLBSET.DIR = 0).

Affected Silicon Revisions

A0						
X						

2.16.3 DMA Trigger

DMA trigger on Channel Compare Match does not work.

Workaround

Use DMA trigger on Counter Overflow (OVF) or use the Channel Compare Match event output using the Event System as DMA trigger.

Affected Silicon Revisions

A0						
X						

2.16.4 Re-trigger

If a Re-trigger event (EVCTRL.EVACTn = 0x1, RETRIGGER) occurs at the Channel Compare Match [n] time, the next Waveform Output [n] is corrupted.

Workaround

Use two channels to store their two successive (n and n+1) CC register values and combine their related waveform outputs to make signal redundancy.

Affected Silicon Revisions

A0						
X						

2.16.5 Re-trigger in RAMP2 Operations

Re-trigger in RAMP2 operations (RAMP2, RAMP2A, RAMP2C, RAMP2CS) is not supported if a prescaler is used (CTRLA.PRESCALER != 0) and the re-trig of the counter is done on the next GCLK (CTRLA.PRESCSYNC = GCLK or CTRLA.PRESCSYNC = RESYNC).

Workaround

Configure the re-trig of the counter on the next prescaler clock (CTRLA.PRESCSYNC = PRESC).

Affected Silicon Revisions

A0						
X						

3. Data Sheet Clarifications

The following typographic corrections and clarifications are to be noted for the latest revision of the device data sheet (DS60001615C):

Note: Corrections in tables, registers, and text are shown in **bold**. Where possible, the original bold text formatting has been removed for clarity.

There are currently no data sheet clarifications to report.

4. Revision History

Revision C - January 2022

The following updates were implemented in this revision:

- Updated the Device ID in the [Introduction](#)
- Added the following new errata:
 - [ADC: 2.1.3 Sequence State](#)
- Removed obsolete [Data Sheet Clarifications](#)

Revision B - November 2021

The SPI, I²S, and I²C standards use the terminology "Master" and "Slave". The equivalent Microchip terminology used in this document is "Host" and "Client" respectively. These terms have been updated throughout this document for this revision.

Added the following silicon errata issues:

- [Boot ROM: 2.2.1 Secure Boot Using the ATECC608B](#)
- [DAC: 2.3.2 Spurious EMPTY Interrupt](#)
- [I²S: 2.7.1 Client Mode with Host Clock Output enabled](#)
- [NVMCTRL: 2.9.1 Data Flash Silent Access and Scrambling](#)
- [NVMCTRL: 2.9.2 Debug Mode](#)
- [NVMCTRL: 2.9.3 Idle Mode Flash Corruption](#)
- [OSCCTRL: 2.10.1 FDPLL96M On Demand in Standby](#)
- [OSC32KCTRL: 2.11.1 External 32.768KHz Crystal Oscillator](#)

Revision A - November 2020

This is the initial released version of this document.

The Microchip Website

Microchip provides online support via our website at www.microchip.com/. This website is used to make files and information easily available to customers. Some of the content available includes:

- **Product Support** – Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- **General Technical Support** – Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip design partner program member listing
- **Business of Microchip** – Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

Product Change Notification Service

Microchip's product change notification service helps keep customers current on Microchip products. Subscribers will receive email notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, go to www.microchip.com/pcn and follow the registration instructions.

Customer Support

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Embedded Solutions Engineer (ESE)
- Technical Support

Customers should contact their distributor, representative or ESE for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in this document.

Technical support is available through the website at: www.microchip.com/support

Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Legal Notice

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with

your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PackeTime, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TempTrackr, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, FlashTec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, Vite, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, INICnet, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQL, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2022, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-5224-9659-5

Quality Management System

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.

Worldwide Sales and Service

AMERICAS	ASIA/PACIFIC	ASIA/PACIFIC	EUROPE
Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: www.microchip.com/support Web Address: www.microchip.com	Australia - Sydney Tel: 61-2-9868-6733 China - Beijing Tel: 86-10-8569-7000 China - Chengdu Tel: 86-28-8665-5511 China - Chongqing Tel: 86-23-8980-9588 China - Dongguan Tel: 86-769-8702-9880 China - Guangzhou Tel: 86-20-8755-8029 China - Hangzhou Tel: 86-571-8792-8115 China - Hong Kong SAR Tel: 852-2943-5100 China - Nanjing Tel: 86-25-8473-2460 China - Qingdao Tel: 86-532-8502-7355 China - Shanghai Tel: 86-21-3326-8000 China - Shenyang Tel: 86-24-2334-2829 China - Shenzhen Tel: 86-755-8864-2200 China - Suzhou Tel: 86-186-6233-1526 China - Wuhan Tel: 86-27-5980-5300 China - Xian Tel: 86-29-8833-7252 China - Xiamen Tel: 86-592-2388138 China - Zhuhai Tel: 86-756-3210040	India - Bangalore Tel: 91-80-3090-4444 India - New Delhi Tel: 91-11-4160-8631 India - Pune Tel: 91-20-4121-0141 Japan - Osaka Tel: 81-6-6152-7160 Japan - Tokyo Tel: 81-3-6880-3770 Korea - Daegu Tel: 82-53-744-4301 Korea - Seoul Tel: 82-2-554-7200 Malaysia - Kuala Lumpur Tel: 60-3-7651-7906 Malaysia - Penang Tel: 60-4-227-8870 Philippines - Manila Tel: 63-2-634-9065 Singapore Tel: 65-6334-8870 Taiwan - Hsin Chu Tel: 886-3-577-8366 Taiwan - Kaohsiung Tel: 886-7-213-7830 Taiwan - Taipei Tel: 886-2-2508-8600 Thailand - Bangkok Tel: 66-2-694-1351 Vietnam - Ho Chi Minh Tel: 84-28-5448-2100	Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4485-5910 Fax: 45-4485-2829 Finland - Espoo Tel: 358-9-4520-820 France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79 Germany - Garching Tel: 49-8931-9700 Germany - Haan Tel: 49-2129-3766400 Germany - Heilbronn Tel: 49-7131-72400 Germany - Karlsruhe Tel: 49-721-625370 Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44 Germany - Rosenheim Tel: 49-8031-354-560 Israel - Ra'anana Tel: 972-9-744-7705 Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781 Italy - Padova Tel: 39-049-7625286 Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340 Norway - Trondheim Tel: 47-72884388 Poland - Warsaw Tel: 48-22-3325737 Romania - Bucharest Tel: 40-21-407-87-50 Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91 Sweden - Gothenberg Tel: 46-31-704-60-40 Sweden - Stockholm Tel: 46-8-5090-4654 UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820

Affected Catalog Part Numbers(CPN)

PIC32CM5164LS60100-I/PF
PIC32CM2532LE00100-I/PF
PIC32CM2532LS00100-I/PF
PIC32CM5164LE00100-I/PF
PIC32CM5164LS00100-I/PF
PIC32CM2532LE00048-I/U5B
PIC32CM2532LS00048-I/U5B
PIC32CM5164LE00048-I/U5B
PIC32CM5164LS00048-I/U5B
PIC32CM2532LE00100T-I/PF
PIC32CM2532LS00100T-I/PF
PIC32CM5164LE00100T-I/PF
PIC32CM5164LS00100T-I/PF
PIC32CM2532LE00048T-I/U5B
PIC32CM2532LS00048T-I/U5B
PIC32CM5164LE00048T-I/U5B
PIC32CM5164LS00048T-I/U5B