

Product Change Notification / SYST-14BWUC478

Date:

15-Mar-2022

Product Category:

Microprocessors

PCN Type:

Document Change

Notification Subject:

ERRATA - SAMA5D2 System in Package (SiP) Silicon Errata and Data Sheet Clarifications Document Revision

Affected CPNs:

SYST-14BWUC478_Affected_CPN_03152022.pdf SYST-14BWUC478_Affected_CPN_03152022.csv

Notification Text:

SYST-14BWUC478

Microchip has released a new Product Documents for the SAMA5D2 System in Package (SiP) Silicon Errata and Data Sheet Clarifications of devices. If you are using one of these devices please read the document located at SAMA5D2 System in Package (SiP) Silicon Errata and Data Sheet Clarifications.

Notification Status: Final

Description of Change: 1) Updated 1. Silicon Issue Summary.
2) Deleted in 6. Controller Area Network (MCAN):
Message order inversion when transmitting from dedicated Tx Buffers configured with same message ID

Impacts to Data Sheet: None

Reason for Change: To Improve Productivity

Change Implementation Status: Complete

Date Document Changes Effective: 15 Mar 2022

NOTE: Please be advised that this is a change to the document only the product has not been changed.

Markings to Distinguish Revised from Unrevised Devices: N/A

Attachments:

SAMA5D2 System in Package (SiP) Silicon Errata and Data Sheet Clarifications

Please contact your local Microchip sales office with questions or concerns regarding this notification.

Terms and Conditions:

If you wish to <u>receive Microchip PCNs via email</u> please register for our PCN email service at our PCN home page select register then fill in the required fields. You will find instructions about registering for Microchips PCN email service in the PCN FAQ section.

If you wish to <u>change your PCN profile, including opt out</u>, please go to the <u>PCN home page</u> select login and sign into your myMicrochip account. Select a profile option from the left navigation bar and make the applicable selections.



SAMA5D2 System in Package

SAMA5D2 System in Package (SiP) Silicon Errata and Data Sheet Clarifications

SAMA5D2 System in Package (SIP)

The SAMA5D2 System in Package (SIP) devices that you have received conform functionally to the current Device Data Sheet (DS60001484), except for the anomalies described in this document.

The silicon issues discussed in the following pages are for silicon revisions with the Device and Revision IDs listed in the following table. The silicon issues are summarized in Silicon Issue Summary.

Note: This document summarizes all silicon errata issues from all revisions of silicon, previous as well as current.

Data Sheet clarifications and corrections (if applicable) are located in Data Sheet Clarifications, following the discussion of silicon issues.

The Device and Revision ID values for the various SAMA5D2 SIP silicon revisions are shown in the following table.

		Device Identification	
Part Number	Silicon Revision	CHIPID_CIDR[31:0]	CHIPID_EXID[31:0]
ATSAMA5D225C-D1M-CU	С	0x8A5C08C2 or 0x8A5C08C4	0x0000053
ATSAMA5D27C-D5M-CU	С	0x8A5C08C2 or 0x8A5C08C4	0x0000032
ATSAMA5D27C-D1G-CU	С	0x8A5C08C2 or 0x8A5C08C4	0x0000033
ATSAMA5D27C-LD1G-CU	С	0x8A5C08C2 or 0x8A5C08C4	0x0000061
ATSAMA5D27C-LD2G-CU	С	0x8A5C08C2 or 0x8A5C08C4	0x0000062
ATSAMA5D28C-D1G-CU	С	0x8A5C08C2 or 0x8A5C08C4	0x00000013
ATSAMA5D28C-LD1G-CU	С	0x8A5C08C2 or 0x8A5C08C4	0x0000071
ATSAMA5D28C-LD2G-CU	С	0x8A5C08C2 or 0x8A5C08C4	0x0000072

Table 1. SAMA5D2 SIP Silicon Device Identification

Note: Refer to the "Chip Identifier (CHIPID)" and "Product Identification System" sections in the current device data sheet (DS60001476) for detailed information on chip identification and version for your specific device.

Table of Contents

SAI	MA5D2	System in Package (SIP)	1
1.	Silicor	n Issue Summary	4
2.	Powe	r Supply	6
	2.1.	VDDSDMMC power supply over-consumption	6
3.	Flexib	le Serial Communication Controller (FLEXCOM)	7
	3.1.	FLEXCOM SMBUS alert signalling is not functional	7
4.	Etheri	net MAC (GMAC)	8
	4.1. 4.2.	Bad association of timestamps and PTP packets Screening registers not working	
5.	Inter-I	C Sound Controller (I ² SC)	9
	5.1.	I ² SC first sent data corrupted	9
6.	Contro	oller Area Network (MCAN)	. 10
	6.1.	Flexible data rate feature does not support the ISO 16845-1:2016 CRC	
	6.2.	Needless activation of interrupt MCAN_IR.MRAF	
	6.3. 6.4.	Return of receiver from Bus Integration state after Protocol Exception Event Message RAM/RAM Arbiter not responding in time	
	6.5.	Data loss (payload) in case storage of a received frame has not completed until end of EOF	
		field is reached	
	6.6.	Edge filtering causes mis-synchronization when falling edge at Rx input pin coincides with en	
	6.7.	of integration phase Configuration of MCAN_NBTP.NTSEG2 = '0' not allowed	
	6.8.	Retransmission in DAR mode due to lost arbitration at the first two identifier bits	
	6.9.	Tx FIFO message sequence inversion	
	6.10.	Unexpected High Priority Message (HPM) interrupt	. 14
	6.11.	Issue message transmitted with wrong arbitration and control fields	
	6.12.	Debug message handling state machine not reset to Idle state when CCCR.INIT is set	. 16
7.	Periph	neral Touch Controller (PTC)	. 17
	7.1.	Wrong pull-up value on PD[18:3] during reset	. 17
8.	Powe	r Management Controller (PMC)	. 18
	8.1.	Change of the field PMC_MCKR.PRES is not allowed if Master/Processor Clock Prescaler	
		frequency is too high	. 18
9.	Pulse	Width Modulation Controller (PWM)	19
	9.1.	Fault Protection to Hi-Z for PWMx output not functional	. 19
10.	Quad	Serial Peripheral Interface (QSPI)	.20
		QSPI hangs with long DLYCS	
11.	Real-	Time Clock (RTC)	.21
		RTC_SR.TDERR flag is stuck at 0	

12. ROM Code 22 12.1. UART blocks USB connection to SAM-BA Monitor. 22 12.2. JTAG_TCK on IOSET 4 pin has a wrong configuration after boot. 22 12.3. Secure Boot Mode: AES-RSAX 509 Certificate Serial Number Length Limit. 22 13. Secure Digital MultiMedia Card Controller (SDMMC). 23 13.1. Software Reset For all command may not execute properly. 23 13.2. Sampling clock tuning procedure. 23 14. Secure Fuse Controller (SFC). 24 14.1. Fuse matrix programming requires a main clock (MAINCK) frequency between 10 and 15 MHz 14.2. Fuse matrix read requires a main clock (MAINCK) frequency between 10 and 15 MHz 14.2. Fuse matrix read requires a main clock (MAINCK) frequency below 28 MHz. 15. Synchronous Serial Controller (SSC). 25 15.1. Unexpected delay on TD output. 25 16.1. The TWI/TWIHS Clear command does not work. 26 17. Watchdog Timer (WDT). 27 17.1. Restart command of WDT may reset the DDR controller. 27 18.1. SAMASD2 SIP 28 18.2. SAMA5D2 29 19.3. Rev C - 03/2021. 29 19.4. Rev K - 03/2022. 29 19.5. Rev B - 01/2020. 29 19.6.		11.2. Read access truncated to the first 24 bits for register RTC_TIMALR (UTC_MODE)	21
12.2. JTAG_TCK on IOSET 4 pin has a wrong configuration after boot. 22 12.3. Secure Boot Mode: AES-RSA X.509 Certificate Serial Number Length Limit. 22 13. Secure Digital MultiMedia Card Controller (SDMMC). 23 13.1. Software Reset For all command may not execute properly. 23 13.2. Sampling clock tuning procedure. 23 14. Secure Fuse Controller (SFC). 24 14.1. Fuse matrix programming requires a main clock (MAINCK) frequency between 10 and 15 MHz 14.2. Fuse matrix read requires a main clock (MAINCK) frequency between 10 and 15 MHz 15. Synchronous Serial Controller (SSC). 25 15.1. Unexpected delay on TD output. 26 16.1. The TW/TVIHS Clear command does not work. 26 17. Watchdog Timer (WDT). 27 17.1. Restart command of WDT may reset the DDR controller. 27 18. Data Sheet Clarifications. 28 18. SAMA5D2 29 19. Revision History. 29 19. Rev E - 03/2022. 29 19. Rev K = 03/2021. 29 19. Rev K = 03/2022. 29 19. Rev K = 03/2022. 29 19. Rev K = 03/2022. 29 19. Rev C = 03/2022. 29	12.	ROM Code	
12.3. Secure Boot Mode: AES-RSA X.509 Certificate Serial Number Length Limit. 22 13. Secure Digital MultiMedia Card Controller (SDMMC). 23 13.1. Software 'Reset For all' command may not execute properly. 23 13.2. Sampling clock tuning procedure. 23 14. Secure Fuse Controller (SFC). 24 14.1. Fuse matrix programming requires a main clock (MAINCK) frequency between 10 and 15 MHz 14.2. Fuse matrix read requires a main clock (MAINCK) frequency below 28 MHz. 15. Synchronous Serial Controller (SSC) 25 15.1. Unexpected delay on TD output. 26 16.1. The TWJTVIHS Clear command does not work. 26 17. Watchdog Timer (WDT). 27 17.1. Restart command of WDT may reset the DDR controller. 27 18. Data Sheet Clarifications. 28 18. SAMA5D2 SiP 28 19. Revision History. 29 19.1. Rev. F - 03/2021. 29 19.2. Rev. B - 01/2020. 29 19.3. Rev. D - 03/2021. 29 19.4. Rev. C - 02/2020. 29 19.5. Rev. B - 01/2020. 30 19.6. Rev. A - 04/2019. 30 19.6. Rev. A - 04/2019. 30 19.6. Rev. A - 04/		12.1. UART blocks USB connection to SAM-BA Monitor	22
13. Secure Digital MultiMedia Card Controller (SDMMC) 23 13. 1. Software 'Reset For all' command may not execute properly 23 13.2. Sampling clock tuning procedure. 23 14. Secure Fuse Controller (SFC) 24 14.1. Fuse matrix programming requires a main clock (MAINCK) frequency between 10 and 15 MHz 24 14.2. Fuse matrix read requires a main clock (MAINCK) frequency below 28 MHz. 24 15. Synchronous Serial Controller (SSC) 25 15.1. Unexpected delay on TD output. 25 16. Two-wire Interface (TWIHS) 26 16.1. The TWI/TWIHS Clear command does not work. 26 17. Watchdog Timer (WDT) 27 17.1. Restart command of WDT may reset the DDR controller. 27 18. Data Sheet Clarifications. 28 18.1. SAMA5D2 SiP 28 19. Revision History. 29 19.1. Rev. F - 03/2022. 29 19.2. Rev. D - 03/2021. 29 19.3. Rev. D - 03/2021. 29 19.4. Rev. C - 02/2020. 29 19.5. Rev. B - 01/2020. 30 19.6. Rev. A - 04/2019. 30 19.6. Rev. A - 04/2019. 30 19.6. Rev. A - 04/2019.			
13.1. Software 'Reset For all' command may not execute properly. 23 13.2. Sampling clock tuning procedure. 23 14. Secure Fuse Controller (SFC). 24 14.1. Fuse matrix programming requires a main clock (MAINCK) frequency between 10 and 15 MHz 24 14.2. Fuse matrix read requires a main clock (MAINCK) frequency below 28 MHz. 24 15. Synchronous Serial Controller (SSC). 25 15.1. Unexpected delay on TD output. 25 16.1. The TW//TWIHS Clear command does not work. 26 17. Watchdog Timer (WDT) 27 17.1. Restart command of WDT may reset the DDR controller. 27 18. Data Sheet Clarifications. 28 18. SAMA5D2 SiP 28 19. Revision History. 29 19.1. Rev. F - 03/2022. 29 19.3. Rev. D - 03/2021. 29 19.4. Rev. C - 02/2020. 29 19.5. Rev. B - 01/2020. 30 19. Revision History. 29 19.4. Rev. C - 02/2021. 29 19.5. Rev. B - 01/2020. 30 19.6. Rev. A - 04/2019. 30 11 Microchip Website. 31 11 Microchip Devices Code Protection Fea		12.3. Secure Boot Mode: AES-RSA X.509 Certificate Serial Number Length Limit	22
13.2. Sampling clock tuning procedure. 23 14. Secure Fuse Controller (SFC). 24 14.1. Fuse matrix programming requires a main clock (MAINCK) frequency between 10 and 15 MHz 24 14.2. Fuse matrix read requires a main clock (MAINCK) frequency below 28 MHz. 24 14.2. Fuse matrix read requires a main clock (MAINCK) frequency below 28 MHz. 24 14.2. Fuse matrix read requires a main clock (MAINCK) frequency below 28 MHz. 24 14.2. Fuse matrix read requires a main clock (MAINCK) frequency below 28 MHz. 24 14.2. Fuse matrix read requires a main clock (MAINCK) frequency below 28 MHz. 24 14.2. Fuse matrix read requires a main clock (MAINCK) frequency below 28 MHz. 24 14.2. Fuse matrix read requires a main clock (MAINCK) frequency below 28 MHz. 24 15. Synchronous Serial Controller (SSC). 25 15.1. Unexpected delay on TD output. 25 16. Two-wire Interface (TWIHS). 26 17. Watchdog Timer (WDT) 27 17.1. Restart command of WDT may reset the DDR controller. 27 18. Data Sheet Clarifications. 28 18.1. SAMA5D2 SiP 28 18.2. SAMA5D2 29 19.1. Rev. F - 03/2022. 29 19.2. Rev. E - 04/2021	13.	Secure Digital MultiMedia Card Controller (SDMMC)	
14. Secure Fuse Controller (SFC)			
14.1. Fuse matrix programming requires a main clock (MAINCK) frequency between 10 and 15 MHz 24 14.2. Fuse matrix read requires a main clock (MAINCK) frequency below 28 MHz 24 15. Synchronous Serial Controller (SSC) 25 15.1. Unexpected delay on TD output 25 16. Two-wire Interface (TWIHS) 26 16.1. The TWI/TWIHS Clear command does not work. 26 17. Watchdog Timer (WDT) 27 17.1. Restart command of WDT may reset the DDR controller. 27 18. Data Sheet Clarifications 28 18.1. SAMA5D2 SiP 28 18.2. SAMA5D2 28 19. Revision History. 29 19.1. Rev. F - 03/2022 29 19.2. Rev. E - 09/2021 29 19.3. Rev. D - 03/2021 29 19.4. Rev. C - 02/2020 29 19.5. Rev. B - 01/2020 29 19.6. Rev. A - 04/2019 30 The Microchip Website 31 Product Change Notification Service 31 Quality Management System 33		13.2. Sampling clock tuning procedure	
24 14.2. Fuse matrix read requires a main clock (MAINCK) frequency below 28 MHz. 24 15. Synchronous Serial Controller (SSC). 25 15.1. Unexpected delay on TD output. 25 16. Two-wire Interface (TWIHS). 26 16.1. The TW/TWIHS Clear command does not work. 26 17. Watchdog Timer (WDT). 27 17.1. Restart command of WDT may reset the DDR controller. 27 18. Data Sheet Clarifications. 28 18.1. SAMA5D2 SiP 28 18.2. SAMA5D2 28 19. Revision History. 29 19.1. Rev F - 03/2022. 29 19.2. Rev E - 09/2021. 29 19.3. Rev D - 03/2021. 29 19.4. Rev C - 02/2020. 29 19.5. Rev B - 01/2020. 29 19.6. Rev A - 04/2019. 30 19.6. Rev A - 04/2019. 31 Product Change Notification Service. 31 Microchip Devices Code Protect	14.	Secure Fuse Controller (SFC)	24
14.2. Fuse matrix read requires a main clock (MAINCK) frequency below 28 MHz 24 15. Synchronous Serial Controller (SSC) 25 15.1. Unexpected delay on TD output 25 16. Two-wire Interface (TWIHS) 26 16.1. The TWI/TWIHS Clear command does not work. 26 17. Watchdog Timer (WDT) 27 17.1. Restart command of WDT may reset the DDR controller. 27 18. Data Sheet Clarifications. 28 18.1. SAMA5D2 SIP 28 18.2. SAMA5D2 28 19. Revision History. 29 19.1. Rev F - 03/2022 29 19.2. Rev E - 09/2021 29 19.3. Rev. D - 03/2021 29 19.4. Rev C - 02/2020 29 19.5. Rev. B - 01/2020 29 19.6. Rev. A - 04/2019 30 The Microchip Website. 31 Product Change Notification Service. 31 Quality Management System. 32 Quality Management System. 33			
15. Synchronous Serial Controller (SSC)			
15.1. Unexpected delay on TD output. 25 16. Two-wire Interface (TWIHS). 26 16.1. The TWI/TWIHS Clear command does not work. 26 17. Watchdog Timer (WDT). 27 17.1. Restart command of WDT may reset the DDR controller. 27 18. Data Sheet Clarifications. 28 18. 1. SAMA5D2 SiP 28 19. Revision History. 29 19.1. Rev. F - 03/2022. 29 19.2. Rev. E - 09/2021. 29 19.3. Rev. D - 03/2021. 29 19.4. Rev. C - 02/2020. 29 19.5. Rev. B - 01/2020. 30 19.6. Rev. A - 04/2019. 30 The Microchip Website. 31 Product Change Notification Service. 31 Microchip Devices Code Protection Feature. 31 Legal Notice 32 Trademarks. 32 Quality Management System. 33	4 -		
16. Two-wire Interface (TWIHS)	15.		
16.1. The TWI/TWIHS Clear command does not work. 26 17. Watchdog Timer (WDT) 27 17.1. Restart command of WDT may reset the DDR controller. 27 18. Data Sheet Clarifications. 28 18.1. SAMA5D2 SiP 28 18.2. SAMA5D2 28 19. Revision History. 29 19.1. Rev. F - 03/2022. 29 19.2. Rev. E - 09/2021. 29 19.3. Rev. D - 03/2021. 29 19.4. Rev. C - 02/2020. 29 19.5. Rev. B - 01/2020. 30 19.6. Rev. A - 04/2019. 30 The Microchip Website. 31 Product Change Notification Service. 31 Microchip Devices Code Protection Feature. 31 Legal Notice. 32 Trademarks. 32 Quality Management System. 33			
17. Watchdog Timer (WDT)	16.		
17.1. Restart command of WDT may reset the DDR controller. 27 18. Data Sheet Clarifications. 28 18.1. SAMA5D2 SiP 28 18.2. SAMA5D2 28 19. Revision History. 29 19.1. Rev. F - 03/2022. 29 19.2. Rev. E - 09/2021. 29 19.3. Rev. D - 03/2021. 29 19.4. Rev. C - 02/2020. 29 19.5. Rev. B - 01/2020. 30 19.6. Rev. A - 04/2019. 30 The Microchip Website. 31 Product Change Notification Service. 31 Microchip Devices Code Protection Feature. 31 Legal Notice. 32 Trademarks. 32 Quality Management System. 33		16.1. The TWI/TWIHS Clear command does not work	26
18. Data Sheet Clarifications. 28 18.1. SAMA5D2 SiP 28 18.2. SAMA5D2 28 19. Revision History. 29 19.1. Rev. F - 03/2022. 29 19.2. Rev. E - 09/2021. 29 19.3. Rev. D - 03/2022. 29 19.4. Rev. C - 02/2020. 29 19.5. Rev. B - 01/2020. 29 19.6. Rev. A - 04/2019. 30 19.6. Rev. A - 04/2019. 30 The Microchip Website. 31 Product Change Notification Service. 31 Customer Support. 31 Microchip Devices Code Protection Feature. 31 Legal Notice. 32 Trademarks. 32 Quality Management System. 33	17.	Watchdog Timer (WDT)	27
18.1. SAMA5D2 SiP 28 18.2. SAMA5D2 28 19. Revision History 29 19. Rev. F - 03/2022 29 19.2. Rev. E - 09/2021 29 19.3. Rev. D - 03/2021 29 19.4. Rev. C - 02/2020 29 19.5. Rev. B - 01/2020 29 19.6. Rev. A - 04/2019 30 The Microchip Website 31 Product Change Notification Service 31 Microchip Devices Code Protection Feature 31 Microchip Devices Code Protection Feature 32 Trademarks 32 Quality Management System 33		17.1. Restart command of WDT may reset the DDR controller	27
18.2. SAMA5D2 28 19. Revision History. 29 19.1. Rev. F - 03/2022. 29 19.2. Rev. E - 09/2021. 29 19.3. Rev. D - 03/2021. 29 19.4. Rev. C - 02/2020. 29 19.5. Rev. B - 01/2020. 30 19.6. Rev. A - 04/2019. 30 The Microchip Website. 31 Product Change Notification Service. 31 Customer Support. 31 Microchip Devices Code Protection Feature. 31 Legal Notice. 32 Trademarks. 32 Quality Management System. 33	18.	Data Sheet Clarifications	28
19. Revision History. 29 19.1. Rev. F - 03/2022. 29 19.2. Rev. E - 09/2021. 29 19.3. Rev. D - 03/2021. 29 19.4. Rev. C - 02/2020. 29 19.5. Rev. B - 01/2020. 30 19.6. Rev. A - 04/2019. 30 The Microchip Website. 31 Product Change Notification Service. 31 Customer Support. 31 Microchip Devices Code Protection Feature. 31 Legal Notice. 32 Trademarks. 32 Quality Management System. 33		18.1. SAMA5D2 SiP	
19.1. Rev. F - 03/2022. 29 19.2. Rev. E - 09/2021. 29 19.3. Rev. D - 03/2021. 29 19.4. Rev. C - 02/2020. 29 19.5. Rev. B - 01/2020. 30 19.6. Rev. A - 04/2019. 30 The Microchip Website. 31 Product Change Notification Service. 31 Customer Support. 31 Microchip Devices Code Protection Feature. 31 Legal Notice. 32 Trademarks. 32 Quality Management System. 33		18.2. SAMA5D2	28
19.2. Rev. E - 09/2021. 29 19.3. Rev. D - 03/2021. 29 19.4. Rev. C - 02/2020. 29 19.5. Rev. B - 01/2020. 30 19.6. Rev. A - 04/2019. 30 The Microchip Website. 31 Product Change Notification Service. 31 Customer Support. 31 Microchip Devices Code Protection Feature. 31 Legal Notice. 32 Trademarks. 32 Quality Management System. 33	19.	Revision History	
19.3. Rev. D - 03/2021		19.1. Rev. F - 03/2022	29
19.4. Rev. C - 02/2020			
19.5. Rev. B - 01/2020			
19.6. Rev. A - 04/2019			
The Microchip Website.31Product Change Notification Service.31Customer Support.31Microchip Devices Code Protection Feature.31Legal Notice.32Trademarks.32Quality Management System.33			
Product Change Notification Service 31 Customer Support. 31 Microchip Devices Code Protection Feature. 31 Legal Notice. 32 Trademarks. 32 Quality Management System. 33	The		
Customer Support. 31 Microchip Devices Code Protection Feature. 31 Legal Notice. 32 Trademarks. 32 Quality Management System. 33			
Microchip Devices Code Protection Feature. 31 Legal Notice. 32 Trademarks. 32 Quality Management System. 33	Pro	oduct Change Notification Service	31
Legal Notice. 32 Trademarks. 32 Quality Management System. 33	Cus	stomer Support	31
Trademarks	Mic	crochip Devices Code Protection Feature	
Quality Management System	Leg	gal Notice	32
	Tra	idemarks	32
	Qua	ality Management System	33
	Wo	orldwide Sales and Service	

1. Silicon Issue Summary

Table 1-1. Silicon Issue Summary

Module	ltem/Feature	Summary
Power Supply	VDDSDMMC power supply over- consumption	Over-consumption on VDDSDMMC power supply
FLEXCOM	FLEXCOM SMBUS alert	FLEXCOM SMBUS alert signalling is not functional
GMAC	Timestamps and PTP packets	Bad association of timestamps and PTP packets
GMAC	Screening registers not working	Screening registers (GMAC_ST1RPQx and GMAC_ST2RPQx) not working
I ² SC	I ² SC sent data	I ² SC first sent data corrupted
MCAN ⁽¹⁾	CRC	Flexible data rate feature does not support CRC
MCAN ⁽¹⁾	MCAN_IR.MRAF interrupt	Needless activation of interrupt MCAN_IR.MRAF
MCAN ⁽²⁾	Bus Integration state	Return of receiver from Bus Integration state after Protocol Exception Event
MCAN ⁽²⁾	Message RAM/RAM Arbiter	Message RAM/RAM Arbiter not responding in time
MCAN ⁽²⁾	Frame receiving	Data loss (payload) in case storage of a received frame has not completed until end of EOF field is reached
MCAN ⁽¹⁾	Edge filtering	Edge filtering causes mis-synchronization when falling edge at Rx input pin coincides with end of integration phase
MCAN ⁽²⁾	MCAN_NBTP.NTSEG2	Configuration of MCAN_NBTP.NTSEG2 = '0' not allowed
MCAN ⁽²⁾	DAR mode	Retransmission in DAR mode due to lost arbitration at the first two identifier bits
MCAN ⁽²⁾	Tx FIFO message	Tx FIFO message sequence inversion
MCAN ⁽²⁾	HPM interrupt	Unexpected High Priority Message (HPM) interrupt
MCAN ⁽²⁾	Transmitted message	Issue message transmitted with wrong arbitration and control fields
MCAN ⁽²⁾	Debug message handling state machine not reset	Debug message handling state machine not reset to Idle state when CCCR.INIT is set
PMC	PMC_MCKR.PRES field	Change of the field PMC_MCKR.PRES is not allowed if Master/Processor Clock Prescaler frequency is too high
PTC	Wrong pull-up value on PD[18:3] during reset	Incorrect pull-up value
PWM	Fault Protection to Hi-Z for PWMx output	Fault Protection to Hi-Z for PWMx output is not functional
QSPI	DLYCS delay	QSPI hangs with long DLYCS
RTC	RTC_SR.TDERR flag	RTC_SR.TDERR flag is stuck at 0
RTC	Truncated read access to RTC_TIMALR (UTC_MODE)	Read access truncated to the first 24 bits for register RTC_TIMALR (UTC_MODE)
ROM Code	UART connection to SAM-BA Monitor	UART blocks USB connection to SAM-BA Monitor

SAMA5D2 System in Package

Silicon Issue Summary

continued			
Module Item/Feature		Summary	
ROM Code	JTAG_TCK	JTAG_TCK on IOSET 4 pin has a wrong configuration after boot	
ROM Code	Secure Boot Mode: AES-RSA X.509 Certificate Serial Number Length Limit	The length of serial numbers is limited to 16 bytes by the ROM code.	
SDMMC	Software 'Reset For all' command	nd Software 'Reset For all' command may not execute properly	
SDMMC	Sampling clock tuning procedure	Sampling clock tuning procedure may freeze	
SFC	Fuse matrix programming	Fuse matrix programming requires a main clock (MAINCK) frequency between 10 and 15 MHz	
SFC	Fuse matrix read	Fuse matrix read requires a main clock (MAINCK) frequency below 28 MHz	
SSC	TD output	Unexpected delay on TD output	
TWIHS	Clear command	The TWI/TWIHS Clear command does not work	
WDT	Restart command	Restart command of WDT may reset the DDR controller	

Notes:

- 1. This erratum is not relevant for CAN 2.0.
- 2. This erratum is applicable for CAN 2.0.

2. Power Supply

2.1 VDDSDMMC power supply over-consumption

The SAMA5D2 SiP devices listed in the table below exhibit an over-consumption of roughly 5 mA on the VDDSDMMC power rail.

Affected Devices
ATSAMA5D225C-D1M
ATSAMA5D27C-D1G
ATSAMA5D28C-D1G

Work around

Even if the SDMMCs are not used, the following procedure greatly reduces the over-consumption on VDDSDHC:

- 1. Enable the peripheral clock by setting the clock for the SDHC
 - PMC_PCER0.PID31 = 1
- Launch an SDMMC calibration by setting the bits EN and ALWYSON in the SDMMC_CALCR register
 SDMMC0_CALCR = SDMMC_CALCR_ALWYSON | SDMMC_CALCR_EN
- 3. Wait for the end of calibration by polling the EN bit while (SDMMC0_CALCR & SDMMC_CALCR_EN);
- 4. Disable the SDMMC peripheral clock for the SDHC
 - PMC_PCDR0.PID31 = 1

With this procedure, the power consumption is reduced from ~5mA to 90 $\mu A.$

3. Flexible Serial Communication Controller (FLEXCOM)

3.1 FLEXCOM SMBUS alert signalling is not functional

The TWI function embedded in the FLEXCOM does not support SMBUS alert signal management.

Work around

If this signal is mandatory in the application, the user can use one of the standalone TWIs (TWIHS0, TWIHS1) supporting the SMBUS alert signaling.

4. Ethernet MAC (GMAC)

4.1 Bad association of timestamps and PTP packets

An issue in the association mechanism between event registers and queued PTP packets may lead to timestamps incorrectly associated with these packets.

Even if it is highly unlikely to queue consecutive packets of the same type, there is no way to know which frame the content of the PTP event registers refers to.

Work around None

4.2 Screening registers not working

GMAC Screening registers Type 1 and Type 2 (GMAC_ST1RPQx and GMAC_ST2RPQx) are not working.

Work around None

5. Inter-IC Sound Controller (I²SC)

5.1 I²SC first sent data corrupted

Right after I²SC reset, the first data sent by I²SC controller on the I2SDO line is corrupted. The following data are not affected.

Work around None

6. Controller Area Network (MCAN)

6.1 Flexible data rate feature does not support the ISO 16845-1:2016 CRC



Attention: This erratum is not relevant for CAN 2.0.

CAN-FD peripheral does not support the ISO 16845-1:2016 CRC scheme which includes the stuff bit count introduced by the ISO standardization committee.

CAN 2.0 operation is not impacted.

Work around None

6.2 Needless activation of interrupt MCAN_IR.MRAF



Attention: This erratum is applicable for CAN 2.0.

During frame reception while the MCAN is in Error Passive state and the Receive Error Counter has the value MCAN_ECR.REC = 127, it may happen that MCAN_IR.MRAF is set although there was no Message RAM access failure. If MCAN_IR.MRAF is enabled, an interrupt to the Host CPU is generated.

Work around

The Message RAM Access Failure interrupt routine needs to check whether MCAN_ECR.RP = '1' and MCAN_ECR.REC = 127. In this case, reset MCAN_IR.MRAF. No further action is required.

6.3 Return of receiver from Bus Integration state after Protocol Exception Event



Attention: This erratum is not relevant for CAN 2.0.

In case a started transmission is aborted shortly before the transmission of the FDF bit, a receiver will detect a recessive FDF bit followed by a recessive res bit. In this case receiving MCANs with Protocol Exception Event Handling enabled will detect a protocol exception event and will enter Bus Integration state. These receivers are expected to leave Bus Integration state after 11 consecutive recessive bits.

Instead of starting to count 11 recessive bits directly after entering Bus Integration state, the MCAN needs to see at least one dominant bit.

Work around

Disable Protocol Exception Event Handling (MCAN_CCCR.PXHD = '1').

Controller Area Network (MCAN)

6.4 Message RAM/RAM Arbiter not responding in time



Attention: This erratum is applicable for CAN 2.0.

When the MCAN wants to store a received frame, and the Message RAM/RAM Arbiter does not respond in time, this message cannot be stored completely and it is discarded with the reception of the next message. Interrupt flag MCAN_IR.MRAF is set. It may happen that the next received message is stored incomplete. In this case, the respective Rx Buffer or Rx FIFO element holds inconsistent data.

Work around

Configure the RAM Watchdog to the maximum expected Message RAM access delay. In case the Message RAM / RAM Arbiter does not respond within this time, the Watchdog Interrupt MCAN_IR.WDI is set. In this case discard the frame received after MCAN_IR.MRAF has been activated.

6.5 Data loss (payload) in case storage of a received frame has not completed until end of EOF field is reached



Attention: This erratum is applicable for CAN 2.0.

This erratum is applicable only if the MCAN peripheral clock frequency is below 77 MHz.

During frame reception, the Rx Handler needs access to the Message RAM for acceptance filtering (read access) and storage of accepted messages (write access).

The time needed for acceptance filtering and storage of a received message depends on the MCAN peripheral clock frequency, the number of MCANs connected to a single Message RAM, the Message RAM arbitration scheme, and the number of configured filter elements.

In case storage of a received message has not completed until the end of the received frame is reached, the following faulty behavior can be observed:

- The last write to the Message RAM to complete storage of the received message is omitted, this data is lost. Applies for data frames with DLC > 0, worst case is DLC = 1.
- Rx FIFO: FIFO put index MCAN_RXFnS.FnPI is updated although the last FIFO element holds corrupted data.
- Rx Buffer: New Data flag MCAN_NDATn.NDxx is set although the Rx Buffer holds corrupted data.
- · Interrupt flag MCAN IR.MRAF is not set.

Work around

Reduce the maximum number of configured filter elements for the MCANs attached to the Message RAM until the calculated clock frequency is below the MCAN peripheral clock frequency used with the device.

6.6 Edge filtering causes mis-synchronization when falling edge at Rx input pin coincides with end of integration phase



Attention: This erratum is not relevant for CAN 2.0.

When edge filtering is enabled (MCAN_CCCR.EFBI = '1') and when the end of the integration phase coincides with a falling edge at the Rx input pin, it may happen that the MCAN synchronizes itself wrongly and does not correctly receive the first bit of the frame. In this case the CRC will detect that the first bit was received incorrectly; it will rate the received FD frame as faulty and an error frame will be sent.

The issue only occurs when there is a falling edge at the Rx input pin (CANRX) within the last time quantum (tq) before the end of the integration phase. The last time quantum of the integration phase is at the sample point of the 11th recessive bit of the integration phase. When the edge filtering is enabled, the bit timing logic of the MCAN sees the Rx input signal delayed by the edge filtering. When the integration phase ends, the edge filtering is automatically disabled. This affects the reset of the FD CRC registers at the beginning of the frame. The Classical CRC registers are not affected, so this issue does not affect the reception of Classical frames.

In CAN communication, the MCAN may enter integrating state (either by resetting MCAN_CCCR.INIT or by protocol exception event) while a frame is active on the bus. In this case the 11 recessive bits are counted between the Acknowledge bit and the following start of frame. All nodes have synchronized at the beginning of the dominant Acknowledge bit. This means that the edge of the following Start-of-Frame bit cannot fall on the sample point, so the issue does not occur. The issue occurs only when the MCAN is, by local errors, mis-synchronized with regard to the other nodes, or not synchronized at all.

Glitch filtering as specified in ISO 11898-1:2015 is fully functional.

Edge filtering was introduced for applications where the data bit time is at least two tq (of the nominal bit time) long. In that case, edge filtering requires at least two consecutive dominant time quanta before the counter counting the 11 recessive bits for idle detection is restarted. This means edge filtering covers the theoretical case of occasional 1-tq-long dominant spikes on the CAN bus that would delay idle detection. Repeated dominant spikes on the CAN bus would disturb all CAN communication, so the filtering to speed up idle detection would not help network performance.

When this rare event occurs, the MCAN sends an error frame and the sender of the affected frame retransmits the frame. When the retransmitted frame is received, the MCAN has left the integration phase and the frame will be received correctly. Edge filtering is only applied during integration phase; it is never used during normal operation. As the integration phase is very short with respect to "active communication time", the impact on total error frame rate is negligible. The issue has no impact on data integrity.

The MCAN enters integration phase under the following conditions:

- when MCAN_CCCR.INIT is set to '0' after start-up
- after a protocol exception event (only when MCAN_CCCR.PXHD = '0')

Work around

Disable edge filtering or wait on retransmission in case this rare event happens.

6.7 Configuration of MCAN_NBTP.NTSEG2 = '0' not allowed



Attention: This erratum is applicable for CAN 2.0.

Controller Area Network (MCAN)

When MCAN_NBTP.NTSEG2 is configured to zero (Phase_Seg2(N) = 1), and when there is a pending transmission request, a dominant third bit of Intermission may cause the MCAN to wrongly transmit the first identifier bit dominant instead of recessive, even if this bit was configured as '1' in the MCAN's Tx Buffer Element.

A phase buffer segment 2 of length '1' (Phase_Seg2(N) = 1) is not sufficient to switch to the first identifier bit after the sample point in Intermission where the dominant bit was detected.

The CAN protocol according to ISO 11898-1 defines that a dominant third bit of Intermission causes a pending transmission to be started immediately. The received dominant bit is handled as if the MCAN has transmitted a Start-of-Frame (SoF) bit.

The ISO 11898-1 specifies the minimum configuration range for Phase_Seg2(N) to be 2..8 tq. Therefore excluding a Phase_Seg2(N) of '1' will not affect MCAN conformance.

Work around

Use the range 1..127 for MCAN_NBTP.NTSEG2 instead of 0..127.

6.8 Retransmission in DAR mode due to lost arbitration at the first two identifier bits



Attention: This erratum is applicable for CAN 2.0.

When the MCAN is configured in DAR mode (MCAN_CCCR.DAR = '1') the Automatic Retransmission for transmitted messages that have been disturbed by an error or have lost arbitration is disabled. When the transmission attempt is not successful, the Tx Buffer's transmission request bit (MCAN_TXBRP.TRPxx) shall be cleared and its Cancellation Finished bit (MCAN_TXBCF.CFxx) shall be set.

When the transmitted message loses arbitration at one of the first two identifier bits, it may happen that instead of the bits of the actually transmitted Tx Buffer, the MCAN_TXBRP.TRPxx and MCAN_TXBCF.CFxx bits of the previously started Tx Buffer (or Tx Buffer 0 if there is no previous transmission attempt) are written (MCAN_TXBRP.TRPxx = '0', MCAN_TXBCF.CFxx = '1').

If in this case the MCAN_TXBRP.TRPxx bit of the Tx Buffer that lost arbitration at the first two identifier bits has not been cleared, retransmission is attempted.

When the MCAN loses arbitration again at the immediately following retransmission, then actually and previously transmitted Tx Buffers are the same and this Tx Buffer's MCAN_TXBRP.TRPxx bit is cleared and its MCAN_TXBCF.CFxx bit is set.

Work around None

6.9 Tx FIFO message sequence inversion



Attention: This erratum is applicable for CAN 2.0.

Assume the case that there are two Tx FIFO messages in the output pipeline of the Tx Message Handler. Transmission of Tx FIFO message 1 is started:

- Position 1: Tx FIFO message 1 (transmission ongoing)
- Position 2: Tx FIFO message 2
- Position 3: --

SAMA5D2 System in Package

Controller Area Network (MCAN)

Now a non-Tx FIFO message with a higher CAN priority is requested. Due to its priority it will be inserted into the output pipeline. The TxMH performs so called "message scans" to keep the output pipeline up to date with the highest priority messages from the Message RAM. After the following two message scans, the output pipeline has the following content:

- Position 1: Tx FIFO message 1 (transmission ongoing)
- Position 2: non-Tx FIFO message with higher CAN priority
- Position 3: Tx FIFO message 2

If the transmission of Tx FIFO message 1 is not successful (lost arbitration or CAN bus error) it is pushed from the output pipeline by the non-Tx FIFO message with higher CAN priority. The following scan re-inserts Tx FIFO message 1 into the output pipeline at position 3:

- Position 1: non-Tx FIFO message with higher CAN priority (transmission ongoing)
- Position 2: Tx FIFO message 2
- Position 3: Tx FIFO message 1

Now Tx FIFO message 2 is in the output pipeline in front of Tx FIFO message 1 and they are transmitted in that order, resulting in a message sequence inversion.

Work around

1. First Work Around

Use two dedicated Tx Buffers, e.g. use Tx Buffers 4 and 5 instead of the Tx FIFO. The pseudo-code below replaces the function that fills the Tx FIFO.

Write message to Tx Buffer 4.

Transmit loop:

- Request Tx Buffer 4 write MCAN_TXBAR.A4
- Write message to Tx Buffer 5
- Wait until transmission of Tx Buffer 4 completed MCAN_IR.TC, read MCAN_TXBTO.TO4
- Request Tx Buffer 5 write MCAN_TXBAR.A5
- Write message to Tx Buffer 4
- Wait until transmission of Tx Buffer 5 is completed MCAN_IR.TC, read MCAN_TXBTO.TO5

2. Second Work Around

Make sure that only one Tx FIFO element is pending for transmission at any time. The Tx FIFO elements may be filled at any time with messages to be transmitted, but their transmission requests are handled separately. Each time a Tx FIFO transmission has completed and the Tx FIFO gets empty (MCAN_IR.TFE = '1'), the next Tx FIFO element is requested.

3. Third Work Around

Use only a Tx FIFO. Send the message with the higher priority also from Tx FIFO.

One drawback is that the higher priority message has to wait until the preceding messages in the Tx FIFO have been sent.

6.10 Unexpected High Priority Message (HPM) interrupt



Attention: This erratum is applicable for CAN 2.0.

This issue occurs in two configurations:

Configuration A:

Controller Area Network (MCAN)

- At least one Standard Message ID Filter Element is configured with Priority flag set (S0.SFEC = "100"/"101"/"110").
- No Extended Message ID Filter Element is configured.
- Non-matching extended frames are accepted (MCAN_GFC.ANFE = "00"/"01").

The HPM Interrupt flag MCAN_IR.HPM is set erroneously on reception of a non-high-priority extended message under the following conditions:

- 1. A standard HPM frame is received, and accepted by a filter with Priority flag set. Then, Interrupt flag MCAN_IR.HPM is set as expected.
- 2. Next, an extended frame is received and accepted due to the MCAN_GFC.ANFE configuration. Then, Interrupt flag MCAN_IR.HPM is set erroneously.

Configuration B:

- At least one Extended Message ID Filter Element is configured with Priority flag set (F0.EFEC = "100"/"101"/"101"/"101").
- No Standard Message ID Filter Element is configured.
- Non-matching standard frames are accepted (MCAN_GFC.ANFS = "00"/"01").

The HPM Interrupt flag MCAN_IR.HPM is set erroneously on reception of a non-high-priority standard message under the following conditions:

- 1. An extended HPM frame is received, and accepted by a filter with Priority flag set. Then, Interrupt flag MCAN_IR.HPM is set as expected.
- 2. Next, a standard frame is received and accepted due to the MCAN_GFC.ANFS configuration. Then, Interrupt flag MCAN_IR.HPM is set erroneously.

Work around

Configuration A:

Set up an Extended Message ID Filter Element with the following configuration:

- F0.EFEC = "001"/'010" select Rx FIFO for storage of extended frames
- F0.EFID1 = any value value not relevant as all ID bits are masked out by F1.EFID2
- F1.EFT = "10" classic filter, F0.EFID1 = filter, F1.EFID2 = mask
- F1.EFID2 = zero all bits of the received extended ID are masked out

Now, all extended frames are stored in Rx FIFO 0 respectively Rx FIFO 1 depending on the configuration of F0.EFEC.

Configuration B:

Set up a Standard Message ID Filter Element with the following configuration:

- S0.SFEC = "001"/"010" select Rx FIFO for storage of standard frames
- S0.SFID1 = any value value not relevant as all ID bits are masked out by S0.SFID2
- S0.SFT = "10" classic filter, S0.SFID1 = filter, S0.SFID2 = mask
- S0.SFID2 = zero all bits of the received standard ID are masked out

Now, all standard frames are stored in Rx FIFO 0 respectively Rx FIFO 1 depending on the configuration of S0.SFEC.

6.11 Issue message transmitted with wrong arbitration and control fields



Attention: This erratum is applicable for CAN 2.0.

When the following conditions are met, a message with wrong ID, format, and DLC is transmitted:

• M_CAN is in state "Receiver" (PSR.ACT = "10") and there is no pending transmission.

Controller Area Network (MCAN)

- A new transmission is requested before the third Intermission bit is reached.
- The CAN bus is sampled dominant at the third Intermission bit which is treated as SoF (see ISO11898-1:2015 Section 10.4.2.2).

Then, it can happen that:

- the Shift register is not loaded with the ID, format and DLC of the requested message,
- · the MCAN starts arbitration with wrong ID, format, and DLC on the next bit,
- if the ID wins arbitration, a CAN message with valid CRC is transmitted,
- if this message is acknowledged, the ID stored in the Tx Event FIFO is the ID of the requested Tx message, and not the ID of the message transmitted on the CAN bus, and no error is detected by the transmitting MCAN.

Work around

Request a new transmission only if another transmission is already pending or when the MCAN is not in "Receiver" state (when PSR.ACT \neq "10").

To avoid activating the transmission request in the critical time window between the sample points of the second and third Intermission bits, the application software can evaluate the Rx Interrupt flags IR.DRX, IR.RF0N and IR.RF1N, which are set at the last EoF bit when a received and accepted message becomes valid.

The last EoF bit is followed by three Intermission bits. Therefore, the critical time window has safely terminated three bit times after the Rx interrupt. Now a transmission can be requested by writing to TXBAR.

After the interrupt, the application has to take care that the transmission request for the CAN Protocol Controller is activated before the critical window of the following reception is reached.

A checksum covering the arbitration and control fields can be added to the data field of the message to be transmitted, to detect frames transmitted with wrong arbitration and control fields.

6.12 Debug message handling state machine not reset to Idle state when CCCR.INIT is set



Attention: This erratum is applicable for CAN 2.0.

In case MCAN_CCCR.INIT is set by the Host by writing to register MCAN_CCCR or when the CAN enters BusOff state, the debug message handling state machine stays in its current state instead of being reset to Idle state. Setting MCAN_CCCR.CCE does not change MCAN_RXF1S.DMS.

Work around

In case the debug message handling state machine has stopped while MCAN_RXF1S.DMS="01" or MCAN_RXF1S.DMS="10", it can be reset to Idle state by a hardware reset or by reception of debug messages after MCAN_CCCR.INIT is reset to zero.

7. Peripheral Touch Controller (PTC)

7.1 Wrong pull-up value on PD[18:3] during reset

The PTC ADC includes pull-up resistors (10 kΩ±30%) connected on PD[18:3] which are normally disabled at reset.

Because of an incorrect control of the internal pull-up disable signal, these pull-up resistors are connected temporarily to the pads at reset.

The 10 k Ω pullups are disconnected when the reset phase is completed and the internal resets have been released. The pull-up value is then ~380 k Ω .

Work around

None

8. Power Management Controller (PMC)

8.1 Change of the field PMC_MCKR.PRES is not allowed if Master/Processor Clock Prescaler frequency is too high

PMC_MCKR.PRES cannot be changed if the clock applied to the Master/Processor Clock Prescaler (see "Master Clock Controller" in section "Power Management Controller (PMC)" of the SAMA5D2 Series data sheet) is greater than 312 MHz (VDDCORE[1.1, 1.32]) and 394 MHz (VDDCORE[1.2, 1.32]).

Work around

- 1. Set PMC_MCKR.CSS to MAIN_CLK.
- 2. Set PMC_MCKR.PRES to the required value.
- 3. Change PMC_MCKR.CSS to the new clock source (PLLA_CLK, UPLLCK).

9. Pulse Width Modulation Controller (PWM)

9.1 Fault Protection to Hi-Z for PWMx output not functional

While it is possible to force the output of PWMH and PWML to 0 or 1, the feature to set these outputs to Hi-Z by setting the corresponding field in PWM_FPV2 is not functional.

The protection values for PWML and PWMH are by default set to '0'.

Work around None

10. Quad Serial Peripheral Interface (QSPI)

10.1 QSPI hangs with long DLYCS

QSPI hangs if a command is written to any QSPI register during the DLYCS delay. There is no status bit to flag the end of the delay.

Work around

The field DLYCS defines a minimum period for which Chip Select is de-asserted, required by some memories. This delay is generally < 60 ns and comprises internal execution time, arbitration and latencies. Thus, DLYCS must be configured to be slightly higher than the value specified for the slave device. The software must wait for this same period of time plus an additional delay before a command can be written to the QSPI.

11. Real-Time Clock (RTC)

11.1 RTC_SR.TDERR flag is stuck at 0

The TDERR flag reporting internal free counters errors is stuck at 0. The non-BCD or invalid date/time values are not reported in the RTC Status register (RTC_SR).

Work around

None. A software procedure to check the validity of the RTC time and date values may be implemented.

11.2 Read access truncated to the first 24 bits for register RTC_TIMALR (UTC_MODE)

The register RTC_TIMALR (UTC_MODE) is a 32-bit read/write register but the bits 24:31 are write only.

RTC_TIMALR (UTC_MODE) is functioning properly but any read after write of this register will show the value 0 for the upper byte.

Work around

None.

12. ROM Code

12.1 UART blocks USB connection to SAM-BA Monitor

When a UART is used as the ROM Code console interface in the Boot Configuration Word, the USB Device connection may not be properly enabled, and thus the SAM-BA Monitor does not run.

Work around

Pull up the RX line of the UART.

12.2 JTAG_TCK on IOSET 4 pin has a wrong configuration after boot

The JTAG_TCK signal on IOSET 4 shares its pin (PA22) with the clock signal of the following boot memory interfaces: SDMMC1, SPI1 IOSET 2, QSPI 0 IOSET 3.

If JTAG IOSET 4 is selected by the user as JTAG debug port in the Boot Configuration Word, and if the ROM Code boots, or tries to boot, on any of the external memory interfaces stated above, the JTAG clock pin (TCK) is reset at its default mode (PIO) at the end of the ROM Code execution.

This occurs as soon as EXT_MEM_BOOT_ENABLE is set.

Work around

Do not select or disable external memory boot interface SDMMC1, SPI1 IOSET 2 or QSPI0 IOSET 3. However, if using one of these boot interfaces is required, reconfigure the PA22 pin in JTAG TCK IOSET 4 mode in the bootstrap or application.

12.3 Secure Boot Mode: AES-RSA X.509 Certificate Serial Number Length Limit

According to the standard RFC 5280 "Internet X.509 Public Key Infrastructure Certificate" section 4.1.2.2, the maximum length for serial numbers in X.509 certificates is 20 bytes.

When parsing the certificate chain in AES-RSA Secure Boot mode, the maximum serial number length allowed by the ROM code is 16 bytes.

Work Around

To use AES-RSA Secure Boot mode, do not use X.509 certificates with a serial number length higher than 16 bytes.

13. Secure Digital MultiMedia Card Controller (SDMMC)

13.1 Software 'Reset For all' command may not execute properly

The software 'Reset For All' command may not execute properly, and, as a result, some registers of the host controller may not reset properly. The setting of the different registers must be checked before reinitializing the SD card.

Work around

None

13.2 Sampling clock tuning procedure

The sampling clock tuning procedure described in the "SD Host Controller Simplified Specification V3.00" may freeze in the latest verification of the "Wait until Buffer Read Ready" condition.

Work around

The condition "Check Execute Tuning = 0" can be *OR'ed* to "Wait until Buffer Read Ready" condition in the loop issuing the *SEND_TUNING_BLOCK command (CMD19)*.

14. Secure Fuse Controller (SFC)

14.1 Fuse matrix programming requires a main clock (MAINCK) frequency between 10 and 15 MHz

If the main clock is not within the range of 10 to 15 MHz while programming the fuse matrix, the correct fuse programming cannot be ensured.

Work around

- If the main clock is out of the 10 to 15 MHz range, then before programming the fuse matrix switches the main clock to the internal 12 MHz RC oscillator.
- To program the fuses during ROM Code execution, SAM-BA/Secure and SAM-BA version 3.2.2 or higher must be used.

14.2 Fuse matrix read requires a main clock (MAINCK) frequency below 28 MHz

If the main clock is higher than 28 MHz, fuse matrix content read cannot be ensured.

Work around

Do not use the main oscillator in Bypass mode with a frequency higher than 28 MHz.

15. Synchronous Serial Controller (SSC)

15.1 Unexpected delay on TD output

When SSC is configured with the following conditions:

- RCMR.START = Start on falling edge/Start on Rising edge/Start on any edge,
- RFMR.FSOS = None (input),
- TCMR.START = Receive Start,

an unexpected delay of 2 or 3 system clock cycles is added to the TD output.

Work around

None

16. Two-wire Interface (TWIHS)

16.1 The TWI/TWIHS Clear command does not work

Bus reset using the "CLEAR" bit of the TWI/TWIHS control register does not work correctly during a bus busy state.

Work around

When the TWI master detects the SDA line stuck in low state the procedure to recover is:

- 1. Reconfigure the SDA/SCL lines as PIO.
- 2. Try to assert a Logic 1 on the SDA line (PIO output = 1).
- 3. Read the SDA line state. If the PIO state is a Logic 0, then generate a clock pulse on SCL (1-0-1 transition).
- 4. Read the SDA line state. If the SDA line = 0, go to Step 3; if SDA = 1, go to Step 5.
- 5. Generate a STOP condition.
- 6. Reconfigure SDA/SCL PIOs as peripheral.

17. Watchdog Timer (WDT)

17.1 Restart command of WDT may reset the DDR controller

When using the WDT window with WDD and WDV field of the WDT:

- if 0<WDD<WDV
- and the WDT is restarted in the permitted window 0<wdt counter<WDD

then the WDT is restarted but a reset signal is sent to the fuse controller and the DDR controller, leading to DDR memory access and/or fuse access issues.

Work around

None. Do not use the window mode of the WDT.

18. Data Sheet Clarifications

The following typographic corrections and clarifications are to be noted for the latest versions of the device data sheets:

Device	Document Reference
SAMA5D2 SiP	DS60001484
SAMA5D2	DS60001476

Note: Corrections in tables, registers, and text are shown in **bold**. Where possible, the original bold text formatting has been removed for clarity.

18.1 SAMA5D2 SiP

No clarifications to report at this time.

18.2 SAMA5D2

No clarifications to report at this time.

19. Revision History

19.1 Rev. F - 03/2022

Updated 1. Silicon Issue Summary.

Deleted in 6. Controller Area Network (MCAN):

- Message order inversion when transmitting from dedicated Tx Buffers configured with same message ID

19.2 Rev. E - 09/2021

Updated 1. Silicon Issue Summary.

Added in 6. Controller Area Network (MCAN):

- 6.12. Debug message handling state machine not reset to Idle state when CCCR.INIT is set

- Message order inversion when transmitting from dedicated Tx Buffers configured with same message ID

Added in 17. Watchdog Timer (WDT):

- 17.1. Restart command of WDT may reset the DDR controller

19.3 Rev. D - 03/2021

Updated Table 1. SAMA5D2 SIP Silicon Device Identification.

Updated 1. Silicon Issue Summary.

Added in 4. Ethernet MAC (GMAC):

- Screening registers not working

Added in 7. Peripheral Touch Controller (PTC):

- 7.1. Wrong pull-up value on PD[18:3] during reset

Added in 12. ROM Code:

- 12.3. Secure Boot Mode: AES-RSA X.509 Certificate Serial Number Length Limit

19.4 Rev. C - 02/2020

Added in 11. Real-Time Clock (RTC):

- 11.1. RTC_SR.TDERR flag is stuck at 0

- 11.2. Read access truncated to the first 24 bits for register RTC_TIMALR (UTC_MODE).

Updated in 12. ROM Code:

12.1. UART blocks USB connection to SAM-BA Monitor

19.5 Rev. B - 01/2020

Added 12.1. UART blocks USB connection to SAM-BA Monitor. Updated 18. Data Sheet Clarifications for SAMA5D2.

19.6 Rev. A - 04/2019

First issue.

The Microchip Website

Microchip provides online support via our website at www.microchip.com/. This website is used to make files and information easily available to customers. Some of the content available includes:

- **Product Support** Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- **General Technical Support** Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip design partner program member listing
- **Business of Microchip** Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

Product Change Notification Service

Microchip's product change notification service helps keep customers current on Microchip products. Subscribers will receive email notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, go to www.microchip.com/pcn and follow the registration instructions.

Customer Support

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Embedded Solutions Engineer (ESE)
- Technical Support

Customers should contact their distributor, representative or ESE for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in this document.

Technical support is available through the website at: www.microchip.com/support

Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods being used in attempts to breach the code protection features of the Microchip devices. We believe that these methods require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Attempts to breach these code protection features, most likely, cannot be accomplished without violating Microchip's intellectual property rights.
- · Microchip is willing to work with any customer who is concerned about the integrity of its code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code
 protection does not mean that we are guaranteeing the product is "unbreakable." Code protection is constantly
 evolving. We at Microchip are committed to continuously improving the code protection features of our products.
 Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act.
 If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue
 for relief under that Act.

Legal Notice

Information contained in this publication is provided for the sole purpose of designing with and using Microchip products. Information regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PackeTime, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, FlashTec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, IdealBridge, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, Inter-Chip Connectivity, JitterBlocker, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified Iogo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SMART-I.S., storClad, SQI, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2022, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-6683-0019-0

AMBA, Arm, Arm7, Arm7TDMI, Arm9, Arm11, Artisan, big.LITTLE, Cordio, CoreLink, CoreSight, Cortex, DesignStart, DynamIQ, Jazelle, Keil, Mali, Mbed, Mbed Enabled, NEON, POP, RealView, SecurCore, Socrates, Thumb, TrustZone, ULINK, ULINK2, ULINK-ME, ULINK-PLUS, ULINKpro, µVision, Versatile are trademarks or registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere.

Quality Management System

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.



Worldwide Sales and Service

AMERICAS	ASIA/PACIFIC	ASIA/PACIFIC	EUROPE
Corporate Office	Australia - Sydney	India - Bangalore	Austria - Wels
2355 West Chandler Blvd.	Tel: 61-2-9868-6733	Tel: 91-80-3090-4444	Tel: 43-7242-2244-39
Chandler, AZ 85224-6199	China - Beijing	India - New Delhi	Fax: 43-7242-2244-393
Tel: 480-792-7200	Tel: 86-10-8569-7000	Tel: 91-11-4160-8631	Denmark - Copenhagen
Fax: 480-792-7277	China - Chengdu	India - Pune	Tel: 45-4485-5910
Technical Support:	Tel: 86-28-8665-5511	Tel: 91-20-4121-0141	Fax: 45-4485-2829
www.microchip.com/support	China - Chongqing	Japan - Osaka	Finland - Espoo
Web Address:	Tel: 86-23-8980-9588	Tel: 81-6-6152-7160	Tel: 358-9-4520-820
www.microchip.com	China - Dongguan	Japan - Tokyo	France - Paris
Atlanta	Tel: 86-769-8702-9880	Tel: 81-3-6880- 3770	Tel: 33-1-69-53-63-20
Duluth, GA	China - Guangzhou	Korea - Daegu	Fax: 33-1-69-30-90-79
Tel: 678-957-9614	Tel: 86-20-8755-8029	Tel: 82-53-744-4301	Germany - Garching
Fax: 678-957-1455	China - Hangzhou	Korea - Seoul	Tel: 49-8931-9700
Austin, TX	Tel: 86-571-8792-8115	Tel: 82-2-554-7200	Germany - Haan
Tel: 512-257-3370	China - Hong Kong SAR	Malaysia - Kuala Lumpur	Tel: 49-2129-3766400
Boston	Tel: 852-2943-5100	Tel: 60-3-7651-7906	Germany - Heilbronn
Vestborough, MA	China - Nanjing	Malaysia - Penang	Tel: 49-7131-72400
Tel: 774-760-0087	Tel: 86-25-8473-2460	Tel: 60-4-227-8870	Germany - Karlsruhe
Fax: 774-760-0088	China - Qingdao	Philippines - Manila	Tel: 49-721-625370
Chicago	Tel: 86-532-8502-7355	Tel: 63-2-634-9065	Germany - Munich
tasca, IL	China - Shanghai	Singapore	Tel: 49-89-627-144-0
Tel: 630-285-0071	Tel: 86-21-3326-8000	Tel: 65-6334-8870	Fax: 49-89-627-144-44
Fax: 630-285-0075	China - Shenyang	Taiwan - Hsin Chu	Germany - Rosenheim
Dallas	Tel: 86-24-2334-2829	Tel: 886-3-577-8366	Tel: 49-8031-354-560
Addison, TX	China - Shenzhen	Taiwan - Kaohsiung	Israel - Ra'anana
Tel: 972-818-7423	Tel: 86-755-8864-2200	Tel: 886-7-213-7830	Tel: 972-9-744-7705
Fax: 972-818-2924	China - Suzhou	Taiwan - Taipei	Italy - Milan
Detroit	Tel: 86-186-6233-1526	Tel: 886-2-2508-8600	Tel: 39-0331-742611
Novi, MI	China - Wuhan	Thailand - Bangkok	Fax: 39-0331-466781
Tel: 248-848-4000	Tel: 86-27-5980-5300	Tel: 66-2-694-1351	Italy - Padova
Houston, TX	China - Xian	Vietnam - Ho Chi Minh	Tel: 39-049-7625286
,	Tel: 86-29-8833-7252	Tel: 84-28-5448-2100	
Fel: 281-894-5983	China - Xiamen	101. 04-20-3440-2100	Netherlands - Drunen Tel: 31-416-690399
ndianapolis	Tel: 86-592-2388138		
Voblesville, IN			Fax: 31-416-690340
Tel: 317-773-8323	China - Zhuhai		Norway - Trondheim
Fax: 317-773-5453	Tel: 86-756-3210040		Tel: 47-72884388
Tel: 317-536-2380			Poland - Warsaw
os Angeles			Tel: 48-22-3325737
Aission Viejo, CA			Romania - Bucharest
el: 949-462-9523			Tel: 40-21-407-87-50
Fax: 949-462-9608			Spain - Madrid
Fel: 951-273-7800			Tel: 34-91-708-08-90
Raleigh, NC			Fax: 34-91-708-08-91
Tel: 919-844-7510			Sweden - Gothenberg
New York, NY			Tel: 46-31-704-60-40
Tel: 631-435-6000			Sweden - Stockholm
San Jose, CA			Tel: 46-8-5090-4654
Fel: 408-735-9110			UK - Wokingham
ēl: 408-436-4270			Tel: 44-118-921-5800
Canada - Toronto			Fax: 44-118-921-5820
Tel: 905-695-1980			
Fax: 905-695-2078			

SYST-14BWUC478 - ERRATA - SAMA5D2 System in Package (SiP) Silicon Errata and Data Sheet Clarifications Docur

Affected Catalog Part Numbers(CPN)

ATSAMA5D27C-LD1G-CU ATSAMA5D28C-LD1G-CU ATSAMA5D27C-LD1G-CUR ATSAMA5D28C-LD1G-CUR ATSAMA5D27C-LD2G-CU ATSAMA5D28C-LD2G-CU ATSAMA5D27C-LD2G-CU22 ATSAMA5D27C-LD2G-CUR ATSAMA5D28C-LD2G-CUR ATSAMA5D27C-LD2G-CUR22 ATSAMA5D27C-D5M-CU ATSAMA5D27C-D5M-CUR ATSAMA5D225C-D1M-CU ATSAMA5D225C-D1M-CUR ATSAMA5D28C-D1G-CU ATSAMA5D27C-D1G-CU ATSAMA5D28C-D1G-CU29 ATSAMA5D28C-D1G-CUR ATSAMA5D27C-D1G-CUR ATSAMA5D28C-D1G-CUR29