

Product Change Notification / SYST-20MNAI659

Date:

21-Jan-2022

Product Category:

Power Management - Power Switches

PCN Type:

Document Change

Notification Subject:

Data Sheet - UCS2114 USB Dual-Port Power Switch and Current Monitor Document Revision

Affected CPNs:

SYST-20MNAI659_Affected_CPN_01212022.pdf SYST-20MNAI659_Affected_CPN_01212022.csv

Notification Text:

SYST-20MNAI659

Microchip has released a new Product Documents for the UCS2114 USB Dual-Port Power Switch and Current Monitor of devices. If you are using one of these devices please read the document located at UCS2114 USB Dual-Port Power Switch and Current Monitor.

Notification Status: Final

Description of Change: 1. Added automotive qualification to Features.

- 2. Updated document layout.
- 3. Minor corrections.
- 4. Updated Product Identification System to include automotive information and example.

Impacts to Data Sheet: See above details.

Reason for Change: To Improve Productivity

Change Implementation Status: Complete

Date Document Changes Effective: 21 Jan 2022

NOTE: Please be advised that this is a change to the document only the product has not been changed.

Markings to Distinguish Revised from Unrevised Devices: N/A

Attachments:

UCS2114 USB Dual-Port Power Switch and Current Monitor

Please contact your local Microchip sales office with questions or concerns regarding this notification.

Terms and Conditions:

If you wish to <u>receive Microchip PCNs via email</u> please register for our PCN email service at our <u>PCN</u> home page select register then fill in the required fields. You will find instructions about registering for Microchips PCN email service in the <u>PCN FAQ</u> section.

If you wish to <u>change your PCN profile</u>, <u>including opt out</u>, please go to the <u>PCN home page</u> select login and sign into your myMicrochip account. Select a profile option from the left navigation bar and make the applicable selections. Affected Catalog Part Numbers (CPN)

UCS2114-1-V/LX UCS2114-1-V/LXVAO UCS2114-1A-V/LX UCS2114T-1-V/LX UCS2114T-1-V/LXVAO



UCS2114

USB Dual-Port Power Switch and Current Monitor

Features

- Dual-Port Power Switches:
 - 2.9V to 5.5V source voltage range
 - 3.0A continuous current per V_{BUS} port with 18 $m\Omega$ On resistance per switch
 - Independent port power switch enable pins
 - DUAL fault ALERT# active drain output pins
 - Constant Current or Trip mode current limiting behaviors
 - Undervoltage and overvoltage lockout
 - Back-drive, back-voltage protection
 - Auto-recovery fault handling with low test current
 - BOOST# logic output to increase DC-DC converter output under large load conditions
- SMBus 2.0/I²C Mode Features:
 - Eight programmable current limits assignable to each power switch
 - Other SMBus addresses available upon request
 - Block read and block write
- Self-Contained Current Monitoring (No External Sense Resistor Required)
- Fully Programmable Per-Port Charge Rationing and Behaviors
- + Configurable Per-Port BC1.2 $\mathrm{V}_{\mathrm{BUS}}$ Discharge Function
- Wide Operating Temperature Range:
 - –40°C to +105°C
- · Passes Automotive AEC-Q100 Reliability Testing

Description

The UCS2114 is a dual USB port power switch configuration that can provide 3.0A continuous current (3.4A maximum) per V_{BUS} port with precision overcurrent limiting (OCL), port power switch enables, auto-recovery fault handling, undervoltage and overvoltage lockout, back-drive and back-voltage protection, and thermal protection.

The UCS2114 is well-suited for both stand-alone and applications having SMBus/I²C communications.


For applications with SMBus, the UCS2114 provides per-port current monitoring and eight programmable current limits per switch, ranging from 0.53A to 3.0A continuous current (3.4A maximum). Per-port charge rationing is also provided, ranging from 3.8 mAh to 246.3 Ah.

In Stand-Alone mode, the UCS2114 provides eight current limits for both switches, ranging from 0.53A + 0.53A to 3A + 3A total continuous current (see Table 1-1).

Both power switches include an independent V_{BUS} discharge function and Constant Current mode limiting for BC1.2 applications.


The UCS2114 is available in a 3x3 mm 20-pin VQFN package.

Package Type



UCS2114

Block Diagram



1.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings^(†)

Voltage on V_{DD},V_S and V_{BUS} pins	–0.3 to 6V
Pull-Up Voltage (V _{PULLUP})	–0.3 to V _{DD} + 0.3
Port Power Switch Current	Internally limited
Voltage on any Other Pin to Ground	–0.3 to V _{DD} + 0.3V
Current on any Other Pin	±10 mA
Operating Ambient Temperature Range	40°C to +105°C
Storage Temperature Range	–55°C to +150°C

† Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

TABLE 1-1: ELECTRICAL SPECIFICATIONS

Electrical Characteristics: Unless otherwise specified, V_{DD} = 4.5V to 5.5V, V_S = 2.9V to 5.5V, V_{PULLUP} = 3V to 5.5V, T_A = -40°C to 105°C. All typical values at V_{DD} = V_S = 5V, T_A = 27°C.

Characteristic	Symbol	Min.	Тур.	Max.	Unit	Conditions			
Power and Interrupts - DC									
Supply Voltage	V _{DD}	4.5	5	5.5	V				
Supply Current in Active (I _{DD_ACT} + I _{S1_ACT} + I _{S2_ACT})	I _{ACTIVE}	—	700	_	μA	Average current I _{BUS} = 0 mA			
Supply Current in Sleep (I _{DD_SLEEP} + I _{S1_SLEEP} + I _{S2_SLEEP})	I _{SLEEP}		6	20	μA	Average current $V_{PULLUP} \leq V_{DD}$			
Power-on Reset									
V _{DD} Low Threshold	V _{DD_TH}	—	4	4.3	V	V_{DD} voltage increasing (Note 1)			
V _{DD} Low Hysteresis	V _{DD_TH_HYST}	_	500	600	mV	V _{DD} voltage decreasing (Note 1)			

Note 1: This parameter is characterized, not 100% tested.

2: This parameter is ensured by design and not 100% tested.

3: The current measurement full scale range maximum value is 3.4A. However, the UCS2114 cannot report values above I_{LIM} (if $I_{BUS_R2MIN} \le I_{LIM}$) or above I_{BUS_R2MIN} (if $I_{BUS_R2MIN} > I_{LIM}$ and $I_{LIM} \le 1.6A$).

TABLE 1-1: ELECTRICAL SPECIFICATIONS (CONTINUED)

Electrical Characteristics: Unless otherwise specified, $V_{DD} = 4.5V$ to 5.5V, $V_S = 2.9V$ to 5.5V, $V_{PULLUP} = 3V$ to 5.5V, $T_A = -40^{\circ}$ C to 105°C. All typical values at $V_{DD} = V_S = 5V$, $T_A = 27^{\circ}$ C.

Characteristic	Symbol	Min.	Тур.	Max.	Unit	Conditions
I/O Pins - SMCLK, SMDATA	, PWR_EN, ALE	RT#, BO	OST# -	DC Parar	neters	
Output Low Voltage	V _{OL}	—	—	0.4	V	I _{SINK_IO} = 8 mA SMDATA, ALERT#, BOOST#
Input High Voltage	V _{IH}	2.0	—	—	V	PWR_EN, SMDATA, SMCLK
Input Low Voltage	V _{IL}	_		0.8	V	PWR_EN, SMDATA, SMCLK
Leakage Current	I _{LEAK}	—	—	±5	μA	Powered or unpowered $V_{PULLUP} \le V_{DD}$ T _A < 85°C (Note 1)
Interrupt Pins - AC Paramet	ters					
ALERT# Pin Blanking Time	t _{BLANK}	—	25	—	ms	Blanking time, coming out of reset
ALERT# Pin Interrupt Masking Time	t _{MASK}	_	5	—	ms	
BOOST# Pin Minimum Assertion Time	t _{BOOST_MAT}	_	1	—	S	
BOOST# Pin Assertion Current	I _{BOOST}	—	1.9	—	A	
SMBus/I ² C Timing						
Input Capacitance	C _{IN}	—	5	_	pF	
Clock Frequency	f _{SMB}	10	_	400	kHz	
Spike Suppression	t _{SP}	_	_	50	ns	
Bus Free Time Stop to Start	t _{BUF}	1.3		_	μs	
Start Setup Time	t _{SU:STA}	0.6		_	μs	
Start Hold Time	t _{HD:STA}	0.6			μs	
Stop Setup Time	t _{SU:STO}	0.6		_	μs	
Data Hold Time	t _{HD:DAT}	0		_	μs	When transmitting to the host
Data Hold Time	t _{HD:DAT}	0.3			μs	When receiving from the host
Data Setup Time	t _{SU:DAT}	0.6		_	μs	
Clock Low Period	t _{LOW}	1.3		_	μs	
Clock High Period	t _{HIGH}	0.6			μs	
Clock/Data Fall Time	t _{FALL}	_	_	300	ns	Min. = 20+0.1C _{LOAD} ns (Note 1)
Clock/Data Rise Time	t _{RISE}			300	ns	Min. = 20+0.1C _{LOAD} ns (Note 1)
Capacitive Load	C _{LOAD}	_	_	400	pF	Per bus line (Note 1)
Time Out	t _{TIMEOUT}	25		35	ms	Disabled by default (Note 1)
Idle Reset	t _{IDLE_RESET}	350			μs	Disabled by default (Note 1)

Note 1: This parameter is characterized, not 100% tested.

2: This parameter is ensured by design and not 100% tested.

3: The current measurement full scale range maximum value is 3.4A. However, the UCS2114 cannot report values above I_{LIM} (if $I_{BUS_R2MIN} \le I_{LIM}$) or above I_{BUS_R2MIN} (if $I_{BUS_R2MIN} > I_{LIM}$ and $I_{LIM} \le 1.6A$).

Electrical Characteristics: Unless otherwise specified, V_{DD} = 4.5V to 5.5V, V_{S} = 2.9V to 5.5V, V_{PULLUP} = 3V to 5.5V, T_A = -40°C to 105°C. All typical values at V_{DD} = V_S = 5V, T_A = 27°C. Characteristic Symbol Min. Max. Unit Conditions Тур. Port Power Switch Port Power Switch - DC Parameter **Overvoltage Lockout** 6 V Note 2 Vs ov ____ ____ V_S Low Threshold 2.5 V Note 2 V_{S UVLO} ____ V_S Low Hysteresis 100 mV Note 2 VS UVLO HYST ____ _ 30 4.75V < V_S < 5.25V On Resistance RON PSW 18 mΩ V_S Leakage Current 5 μA Sleep state into V_S pin on one I_{LEAK_VS} channel (Note 1) $V_{BUS} > V_{S}$ **Back-Voltage Protection** 150 mV V_{BV_TH} Threshold V_S > V_{S UVLO} $V_{DD} < V_{DD_{TH}},$ Leakage Current 0 3 μA I_{LKG_1} Leakage current from V_{BUS} pins to the V_{DD} and the V_{S} pins (Note 1) $V_{DD} > V_{DD_{TH}}$, Leakage current from V_{BUS} pins 0 2 μA I_{LKG_2} to the V_S pins, when the power switch is open I_{LIM} Resistor = 0 or 47 $\overline{k\Omega}$ Selectable Current Limits 530 mΑ I_{LIM1} (530 mA setting) I_{LIM} Resistor = 10 k Ω or 56 k Ω 960 mΑ I_{LIM2} (960 mA setting) 1070 I_{LIM} Resistor = 12 k Ω or 68 k Ω I_{LIM3} mΑ ____ ____ (1070 mA setting) I_{LIM} Resistor = 15 k Ω or 82 k $\overline{\Omega}$ 1280 I_{LIM4} mΑ (1280 mA setting) I_{LIM} Resistor = 18 kΩ or 100 kΩ I_{LIM5} 1600 mΑ (1600 mA setting) I_{LIM} Resistor = 22 kΩ or 120 kΩ 2130 mΑ I_{LIM6} ____ (2130 mA setting) I_{LIM} Resistor = 27 k Ω or 150 k Ω 2500 2670 2900 mΑ I_{I IM7} (2670 mA setting) 3200 I_{LIM8} 3000 3400 mΑ I_{LIM} Resistor = 33 k Ω or V_{DD} (3200 mA setting) Pin Wake Time 3 t_{PIN} WAKE ____ ms SMBus Wake Time 4 ms t_{SMB} WAKE Idle Sleep Time 200 ms tIDLE SLEEP ____ °C First Thermal Shutdown 120 Die Temperature at which the T_{TSD} LOW Stage Threshold power switch will open if it is in Constant Current mode

TABLE 1-1: ELECTRICAL SPECIFICATIONS (CONTINUED)

Note 1: This parameter is characterized, not 100% tested.

2: This parameter is ensured by design and not 100% tested.

3: The current measurement full scale range maximum value is 3.4A. However, the UCS2114 cannot report values above I_{LIM} (if $I_{BUS_R2MIN} \le I_{LIM}$) or above I_{BUS_R2MIN} (if $I_{BUS_R2MIN} > I_{LIM}$ and $I_{LIM} \le 1.6A$).

TABLE 1-1: ELECTRICAL SPECIFICATIONS (CONTINUED)

Electrical Characteristics: Unless otherwise specified, $V_{DD} = 4.5V$ to 5.5V, $V_S = 2.9V$ to 5.5V, $V_{PULLUP} = 3V$ to 5.5V, $T_A = -40^{\circ}$ C to 105°C. All typical values at $V_{DD} = V_S = 5V$, $T_A = 27^{\circ}$ C.

Characteristic	Symbol	Min.	Тур.	Max.	Unit	Conditions
First Thermal Shutdown Stage Hysteresis	T _{TSD_LOW_HYST}		10		°C	Hysteresis for T _{TSD_LOW} func- tionality. Temperature must drop by this value before any of the power switches can be closed.
Second Thermal Shutdown Stage Threshold	T _{TSD_HIGH}	—	135		°C	Die Temperature at which both power switches will open
Second Thermal Shutdown Stage Hysteresis	T _{TSD_HIGH_HYST}	_	25	_	°C	Hysteresis for T _{TSD_HIGH} functionality. Temperature must drop by this value before any of the power switches can be closed.
Auto-Recovery Test Current	I _{TEST}	—	190		mA	Portable device attached, V _{BUS} = 0 V, Die temp < T _{TSD}
Auto-Recovery Test Voltage	V _{TEST}		750		mV	Portable device attached, $V_{BUS} = 0 V$ before application, Die temp < T _{TSD} Programmable, 250-1000 mV, default listed
Discharge Impedance	R _{DISCHARGE}	_	100	_	Ω	
Port Power Switch - AC Par	rameters				•	
Turn-on Delay	t _{on_psw}	_	0.9	_	ms	PWR_EN active toggle to switch on time, V _{BUS} discharge not active
Turn-off Time	t _{off_psw_ina}		0.75	_	ms	PWR_EN inactive toggle to switch off time $C_{BUS} = 120 \ \mu F$
Turn-off Time	t _{off_psw_err}	_	1	_	ms	Overcurrent Error, V _{BUS} Min Error, or Discharge Error to switch off C _{BUS} = 120 µF
Turn-off Time	^t OFF_PSW_ERR1	_	100	_	ns	TSD or Back-drive Error to switch off C _{BUS} = 120 µF
V _{BUS} Output Rise Time	t _{R_BUS}		1.1	_	ms	Measured from 10% to 90% of V_{BUS} , C_{LOAD} = 220 µF I_{LIM} = 1.0A
Soft Turn-On Rate	$\Delta I_{BUS} / \Delta_t$	_	100		mA/µs	
Temperature Update Time	t _{DC_TEMP}	_	200		ms	
Short-Circuit Response Time	t _{short_lim}	_	1.5	_	μs	Time from detection of short to current limit applied. No C _{BUS} applied
Short-Circuit Detection Time	t _{short}	_	6		ms	Time from detection of short to port power switch disconnect and ALERT# pin assertion

Note 1: This parameter is characterized, not 100% tested.

2: This parameter is ensured by design and not 100% tested.

3: The current measurement full scale range maximum value is 3.4A. However, the UCS2114 cannot report values above I_{LIM} (if I_{BUS_R2MIN} ≤ I_{LIM}) or above I_{BUS_R2MIN} (if I_{BUS_R2MIN} > I_{LIM} and I_{LIM} ≤ 1.6A).

TABLE 1-1: ELECTRICAL SPECIFICATIONS (CONTINUED)

Electrical Characteristics: Unless otherwise specified, $V_{DD} = 4.5V$ to 5.5V, $V_S = 2.9V$ to 5.5V, $V_{PULLUP} = 3V$ to 5.5V, $T_A = -40^{\circ}$ C to 105°C. All typical values at $V_{DD} = V_S = 5V$, $T_A = 27^{\circ}$ C.

$v_{\text{PULLUP}} = 3V \text{ to } 5.5V, T_{\text{A}} = -4$		i typical i	1	vDD - vs	1 .	1
Characteristic	Symbol	Min.	Тур.	Max.	Unit	Conditions
Latched Mode Cycle Time	t _{UL}	—	7		ms	From PWR_EN edge transition from inactive to active to begin error recovery.
Auto-Recovery Mode Cycle Time	^t cycle	_	25	_	ms	Time delay before error condition check. Programmable 15-50 ms, default listed.
Auto-Recovery Delay	t _{TST}	_	20		ms	Portable device attached, V_{BUS} must be $\geq V_{TEST}$ after this time. Programmable 10-25 ms, default listed.
Discharge Time	^t DISCHARGE		200		ms	Amount of time discharge resistor applied. Programmable 100-400 ms, default listed.
Port Power Switch Operation	on with Trip Mod	de Curre	nt Limiti	ng		
Region 2 Current Keep-Out	I _{BUS_R2MIN_1}	—		0.1	A	Note 2
Minimum V _{BUS} Allowed at Output	V _{BUS_MIN_1}	2.0	—	_	V	Note 2
Port Power Switch Operation	n with Constan	t Currer	nt Limitin	ng (Varia	ble Slop	e)
Region 2 Current Keep-Out	I _{BUS_R2MIN}	_	—	2.13	A	Note 2
Minimum V _{BUS} Allowed at Output	V _{BUS_MIN}	2.0	—	_	V	Note 2
Current Measurement - DC					•	•
Current Measurement Range	I _{BUS_M}	0		3400	mA	Range (Note 2 and Note 3)
Reported Current Measurement Resolution	ΔI_{BUS_M}	_	13.3		mA	1 LSB
Current Measurement		—	±2	_	%	200 mA < I _{BUS} < I _{LIM}
Accuracy		—	±2		LSB	I _{BUS} < 200 mA
Current Measurement - AC						
Sampling Rate	_		1.1		ms	Note 2
Conversion Time Both Channels	t _{CONV}	_	2.2	_	ms	All registers updated in digital (Note 2)
Charge Rationing - DC						
Accumulated Current Measurement Accuracy	_	—	±4.5		%	
Charge Rationing - AC	L	•			•	
Current Measurement Update Time	t _{PCYCLE}	—	1		s	

Note 1: This parameter is characterized, not 100% tested.

2: This parameter is ensured by design and not 100% tested.

3: The current measurement full scale range maximum value is 3.4A. However, the UCS2114 cannot report values above I_{LIM} (if $I_{BUS_R2MIN} \le I_{LIM}$) or above I_{BUS_R2MIN} (if $I_{BUS_R2MIN} > I_{LIM}$ and $I_{LIM} \le 1.6A$).




FIGURE 1-1: SMBus Timing.

TABLE 1-2: TEMPERATURE SPECIFICATIONS

Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions
Temperature Ranges						
Operating Temperature Range	T _A	-40		+105	°C	
Operating Junction Temperature	TJ	-40	_	+125	°C	
Storage Temperature Range	T _A	-55		+150	°C	
Thermal Package Resistances						-
3x3 mm 20-pin VQFN	θ _{JA}	_	48	_	°C/W	Typical 4-layer board with interconnecting vias, recommended land pattern from this document.

1.1 ESD and Transient Performance

TABLE 1-3: ESD RATINGS

ESD Specification	Rating or Value
Human Body Model (JEDEC JESD22-A114) - All pins	8 kV
Charged Device Model (JEDEC JESD22-C101) - All pins	500V

1.1.1 HUMAN BODY MODEL (HBM) PERFORMANCE


HBM testing verifies the ability to withstand ESD strikes, like those that occur during handling and manufacturing, and is done without power applied to the IC. To pass the test, the device must have no change in operation or performance due to the event.


1.1.2 CHARGED DEVICE MODEL (CDM) PERFORMANCE

CDM testing verifies the ability to withstand ESD strikes, like those that occur during handling and assembly, with pick-and-place-style machinery and is done without power applied to the IC. To pass the test, the device must have no change in operation or performance due to the event.

2.0 TYPICAL PERFORMANCE CURVES

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.








FIGURE 2-2:

Power-Up Into a Short.





FIGURE 2-3: Internal Power Switch Short Response.





V_{BUS} Discharge Behavior.




FIGURE 2-5: Power Switch On Resistance vs. Temperature.




FIGURE 2-6: Power Switch On/Off Time vs. Temperature.

Note: Unless otherwise indicated, $V_{DD} = V_S = 5V$, $T_A = +27^{\circ}C$.




FIGURE 2-7: V_S Overvoltage Threshold vs. Temperature.




FIGURE 2-8: V_S Undervoltage Threshold vs. Temperature.




FIGURE 2-9: Trip Current Limit Operation vs. Temperature.




FIGURE 2-10: I_{BUS} Measurement Accuracy.




FIGURE 2-11: Active State Current vs. Temperature (both channels on, PWR_EN1 = PWR_EN2 = 1).

Note: Unless otherwise indicated, $V_{DD} = V_S = 5V$, $T_A = +27^{\circ}C$.




FIGURE 2-12: Sleep State Current vs. Temperature.




FIGURE 2-13: ILIM1 Trip Current Distribution.




FIGURE 2-14: Distribution⁽¹⁾.




FIGURE 2-15: ILIM3 Trip Current Distribution⁽¹⁾.




FIGURE 2-16: ILIM4 Trip Current Distribution⁽¹⁾.




FIGURE 2-17: Distribution⁽¹⁾.

ILIM5 Trip Current

Note 1: The histogram aspect is caused by a mixture of two normal distributions, corresponding to the two V_{BUS} channels.

Note: Unless otherwise indicated, $V_{DD} = V_S = 5V$, $T_A = +27^{\circ}C$.




FIGURE 2-18: ILIM6 Trip Current Distribution.




FIGURE 2-19: ILIM7 Trip Current Distribution.




FIGURE 2-20: ILIM8 Trip Current Distribution.

Note 1: The histogram aspect is caused by a mixture of two normal distributions, corresponding to the two V_{BUS} channels.

3.0 PIN DESCRIPTION

Descriptions of the pins are listed in Table 3-1.

TABLE 3-1: PIN FUNCTION TABLE

UCS2114 3x3 VQFN	Symbol	Function	Pin Type	Connection Type if Pin Not Used
1	PWR_EN1	Port power switch enable #1	DI	Connect to ground or V _{DD} (depending on the polarity decoded via COMM_ILIM pin)
2	GND	Ground	Power	N/A
3	COMM_ILIM	Enables SMBus or Stand-Alone mode at power-up. Hardware strap for maximum current limit.	AIO	N/A
4, 5	V _{BUS1}	Port power switch #1 output (requires both pins tied together)	High Power, AIO	Leave open
6, 7	V _S	Voltage input to port power switch V _{BUS1} (requires both pins tied together)	High Power, AIO	Connect to ground
8	V _{DD}	Common supply voltage	Power	N/A
9, 10	V _S	Voltage input to port power switch V _{BUS2} (requires both pins tied together)	High Power, AIO	Connect to ground
11, 12	V _{BUS2}	Port power switch #2 output (requires both pins tied together)	High Power, AIO	Leave open
13	BOOST#	Logic output for DC-DC converter voltage increase (requires pull-up resistor)	OD	Connect to ground
14	GND	Ground	Power	N/A
15	PWR_EN2	Port power switch enable #2	DI	Connect to ground or V _{DD} (depending on the polarity decoded via COMM_ILIM pin)
16	ALERT#2	Output fault ALERT for V _{BUS2} (requires pull-up resistor)	OD	Connect to ground
17	GND	Ground	Power	N/A
18	SMDATA	SMDATA - SMBus data input/output (requires pull-up resistor)	DIOD	Connect to V _{PULLUP} (or to ground in Stand-Alone mode)
19	SMCLK	SMCLK - SMBus clock input (requires pull-up resistor)	DI	Connect to V _{PULLUP} (or to ground in Stand-Alone mode)
20	ALERT#1	Output fault ALERT for V _{BUS1} (requires pull-up resistor)	OD	Connect to ground

TABLE 3-2:PIN TYPES

Pin Type	Description
Power	This pin is used to supply power or ground to the device
Hi-Power	This pin is a high-current pin
AIO	Analog Input/Output - this pin is used as an I/O for analog signals
DI	Digital Input - this pin is used as a digital input
DIOD	Open-Drain Digital Input/Output - this pin is bidirectional. It is open-drain and requires a pull-up resistor.
OD	Open-Drain Digital Output - used as a digital output. It is open-drain and requires a pull-up resistor.

4.0 TERMS AND ABBREVIATIONS

Note: The PWR_EN2 and PWR_EN1 pins each have configuration bits ("<pin name>_S" in General Configuration 2 register (Address 11h) and General Configuration 1 register (Address 12h)) that may be used to perform the same function as the external pin state. These bits are accessed via the SMBus/I²C and are OR'd with the respective pin. This OR'd combination of pin state and register bit is referenced as the <pin name> control.

Term/Abbreviation	Description
CC	Constant Current
Current Limiting mode	Determines the action that is performed when the I_{BUS} current reaches the I_{LIM} threshold. Trip opens the port power switch. Constant Current (variable slope) allows V_{BUS} to be dropped by the portable device.
I _{BUS_R2MIN}	Current limiter mode boundary
ILIM	The I _{BUS} current threshold used in current limiting. In Trip mode, when I _{LIM} is reached, the port power switch is opened. In Constant Current mode, when the current exceeds I _{LIM} , operation continues at a reduced voltage and increased current; if V _{BUS} voltage drops below V _{BUS_MIN} , the port power switch is opened.
OCL	Overcurrent limit
POR	Power-on Reset
Portable Device	USB device attached to the USB port
Stand-Alone mode	Indicates that the communications protocol is not active and all communications between the UCS2114 and a controller are done via the external pins only (PWR_EN1 and PWR_EN2 as inputs, and ALERT1# and ALERT2# as outputs)

TABLE 4-1: TERMS AND ABBREVIATIONS

5.0 GENERAL DESCRIPTION

The UCS2114 is a dual-port power switch. Two USB power ports are supported with current limits up to 3.0A continuous current (3.4A maximum) each. Selectable and programmable current limiting configurations are also available to the application. A typical block diagram is shown in Figure 5-1.




FIGURE 5-1:

Typical USB Application.

5.1 UCS2114 Power States

Power states are indicators of the device's current consumption in the system and of the functionality of the digital logic. Table 5-1 details the UCS2114 power states.

TABLE 5-1: POWER STATES DESCRIPTION

State	Description
Off	This power state is entered when the voltage at the V_{DD} pin voltage is $< V_{DD_TH}$. In this state, the device is considered "off". The UCS2114 will not retain its digital states and register contents nor respond to SMBus/I ² C communications. The port power switch will be off. See Section 5.1.1 "Off State Operation".
Sleep	This is the lowest power state available. While in this state, the UCS2114 will retain digital functionality and wake to respond to SMBus/I ² C communications. See Section 5.1.2 "Sleep State Operation".
Error	This power state is entered when a fault condition exists. Error power state is one or both channels in Fault Handling. This state is updated as Priority One. The Interrupt Status registers for each channel will update the fault detected per channel. Only the channel that has detected a Fault will be affected since the other channel can remain active if no fault is detected. See Section 5.1.4 "Error State Operation".
Active	Active power State is one, or both channels active and sourcing current to the V _{BUS} Port. This state is updated as Priority Two. None of the channels have detected Fault. This power state provides full functionality. While in this state, operations include activation of the port power switch, current limiting and charge rationing. See Section 5.1.3 "Active State Operation".

Table 5-2 shows the settings for the various power states, except Off and Error. If $V_{DD} < V_{DD_{-}TH}$, the UCS2114 is in the Off state.

TABLE 5-2:POWER STATES CONTROL SETTINGS

Power State	PWR_EN1	PWR_EN2	Behavior
Sleep	disabled	disabled	All switches disabled
			 V_{BUS} will be near ground potential
			 The UCS2114 wakes to respond to SMBus
			communications
Active	enabled	disabled	 Port power switch is on for V_{BUS1}
			 V_{BUS2} pins are near ground potential or floating (Note 1)
	disabled	enabled	 Port power switch is on for V_{BUS2}
			 V_{BUS1} pins are near ground potential or floating (Note 1)
	enabled	enabled	 Port power switch is on for V_{BUS1} and V_{BUS2}

Note 1: If the bit EN_VBUS_DISCHG is '1', the V_{BUS} is discharged automatically and V_{BUS} is near ground potential. If the bit EN_VBUS_DISCHG is '0', then the corresponding V_{BUS} pins are floating (V_{BUS} discharge is controlled by the SMBus host).

5.1.1 OFF STATE OPERATION

The device will be in the Off state if V_{DD} is less than V_{DD_TH} . When the UCS2114 is in the Off state, it will do nothing and all circuitry will be disabled. Digital register values are not stored and the device will not respond to SMBus commands.

5.1.2 SLEEP STATE OPERATION

The PWR_EN1 and PWR_EN2 pins may be used to cause the UCS2114 to enter/exit Sleep. These pins are AND'ed for Sleep mode.

When the UCS2114 is in the Sleep state, the device will be in its lowest power state. The port power switch will be disabled. V_{BUS1} and V_{BUS2} will be near ground

potential. The ALERT#1 and ALERT#2 pins will not be asserted. If asserted prior to entering the Sleep state, the ALERT# pin will be released. SMBus activity is limited to single byte read or write.

The first data byte read from the UCS2114 when it is in the Sleep state will wake it; however, the data to be read will return all 0's and should be considered invalid. This is a "dummy" read byte meant to wake the UCS2114. Subsequent read or write bytes will be accepted normally. After the dummy read, the UCS2114 will be in a higher power state (see Figure 5-2). After communication has not occurred for $t_{IDLE\ SLEEP}$, the UCS2114 will return to Sleep.




FIGURE 5-2: Wake from Sleep using SMBus Read.

5.1.3 ACTIVE STATE OPERATION

Every time the UCS2114 enters the Active state, the port power switches are closed. The UCS2114 cannot be in the Active state (and therefore, the port power switch cannot be turned on) if any of the following conditions exist:

- V_S < V_{S UVLO}
- PWR_EN1 and PWR_EN2 are disabled.

5.1.4 ERROR STATE OPERATION

The UCS2114 will enter the Error state from the Active state when any of the following events are detected:

- The maximum allowable internal die temperature (T_{TSD HIGH}) has been exceeded.
- The T_{TSD_LOW} die temperature has been exceeded and any of the following conditions is met:
 - a power switch operates in Constant Current mode.
 - PWR_EN1 and/or PWR_EN2 controls transition from inactive to active.
 - it is a power-up situation and PWR_EN1 and/or PWR EN2 pins are active.
- An overcurrent condition has been detected.
- An undervoltage condition on either V_{BUS} pin has been detected (see Section 5.3.4 "Undervoltage Lockout on VS").
- A back-voltage condition has been detected (see Section 5.3.2 "Back-Voltage Detection").
- · A discharge error has been detected.
- An overvoltage condition on the V_S pin.

When the UCS2114 enters the Error state, the port power switch will be disabled while the ALERT# pin is asserted. It will remain off while in this power state. The UCS2114 will leave this state as determined by the fault handling selection.

With the Auto-recovery fault handler, after the t_{CYCLE} time period, the UCS2114 will check that all of the error conditions have been removed.

If all of the error conditions have been removed, the UCS2114 will return to the Active state.

If both PWR EN1 and PWR EN2 controls transition from active to inactive while the UCS2114 is in the Error state, the device will not enter the Sleep state. After the fault has been removed, the UCS2114 will not automatically enter the Sleep state if the EN VBUS DISCHG bit from the General Configuration 1 register is not set (default setting). To enter the Sleep state, the PWR EN pins must be toggled or an SMBus read register command must be sent.

5.2 Communication

The UCS2114 can operate in SMBus mode (see Section 7.0 "System Management Bus Protocol") or Stand-Alone mode. The resistor connected to the COMM_ILIM pin determines the operating mode and

the hardware-set I_{LIM} setting, as shown in Table 5-3. Unless connected to GND or V_{DD} , the resistors in Table 5-3 are external pull-down resistors.

The SMBus address is specified in Section 7.2 "SMBus Address and RD/WR Bit".

COMM_ILIM Pull Down Resistor (±1%)	_		Total I _{LIM} (A) (Note 1)	Communication Mode
GND	Active-High	0.53	0.53 + 0.53	SMBUS
10 kΩ	Active-High	0.96	0.96 + 0.96	SMBUS
12 kΩ	Active-High	1.07	1.07 + 1.07	SMBUS
15 kΩ	Active-High	1.28	1.28 + 1.28	SMBUS
18 kΩ	Active-High	1.6	1.6 + 1.6	SMBUS
22 k Ω	Active-High	2.13	2.13 + 2.13	SMBUS
27 kΩ	Active-High	2.67	2.67 + 2.67	SMBUS
33 k Ω	Active-High	3.2	3.2 + 3.2	SMBUS
47 k Ω	Active-Low	0.53	0.53 + 0.53	Stand-Alone
56 kΩ	Active-Low	0.96	0.96 + 0.96	Stand-Alone
68 k Ω	Active-Low	1.07	1.07 + 1.07	Stand-Alone
82 k Ω	Active-Low	1.28	1.28 + 1.28	Stand-Alone
100 kΩ	Active-Low	1.6	1.6 + 1.6	Stand-Alone
120 kΩ	Active-Low		2.13 + 2.13	Stand-Alone
150 kΩ	Active-Low	2.67	2.67 + 2.67	Stand-Alone
V _{DD}	Active-Low	3.2	3.2 + 3.2	Stand-Alone

Note 1: The total maximum current depends on the power dissipation characteristics of the design (see Table 1-1).

5.3 Supply Voltages

5.3.1 V_{DD} SUPPLY VOLTAGE

The UCS2114 requires 4.5V to 5.5V to be present on the V_{DD} pin for core device functionality. Core device functionality consists of maintaining register states and wake-up upon SMBus/I²C query.

5.3.2 BACK-VOLTAGE DETECTION

The back-voltage detector is functional in all power states (Sleep and Active).

When in Sleep, the UCS2114 will enter the Error state from Sleep if a back-voltage condition was detected.

Whenever the following condition is true for either port, the port power switch will be disabled and a back-voltage event will be flagged. This will cause the UCS2114 to enter the Error power state (see Section 5.1.4 "Error State Operation").

Note: The V_{BUS} voltage exceeds the V_S and/or the V_{DD} pin voltage by V_{BV_TH} and the port power switch is closed. The port power switch will be opened immediately. If the condition lasts for longer than t_{MASK} , then the UCS2114 will enter the Error state. Otherwise, the port power switch will be turned on as soon as the condition is removed.

5.3.3 BACK-DRIVE CURRENT PROTECTION

If a portable self-powered device is attached, it may drive the V_{BUS} port to its power supply voltage level; however, the UCS2114 is designed such that leakage current from the V_{BUS} pins to the V_{DD} and/or the V_S pin shall not exceed I_{LKG_1} (if the V_{DD} and/or V_S voltage is zero) or I_{LKG_2} (if the V_{DD} and/or V_S voltage exceeds V_{DD TH} and the power switch is open).

5.3.4 UNDERVOLTAGE LOCKOUT ON V_S

The UCS2114 requires a minimum voltage (V_{S_UVLO}) to be present on the V_S pin for Active power state.

5.3.5 OVERVOLTAGE DETECTION AND LOCKOUT ON VS

Both power switches will be disabled if the voltage on any V_S pin exceeds a voltage (V_{S_OV}) for longer than the specified time (t_{MASK}). This will cause the device to enter the Error state and both ALERT#1 and ALERT#2 pins will be asserted.

5.3.6 PWR_EN1 AND PWR_EN2 INPUT

The PWR_EN control affects the power state and enables the port power switch to be turned on if conditions are met (see Table 5-2). The port power switch cannot be closed if PWR_EN is disabled. However, if PWR_EN is enabled, the port power switch is not necessarily closed (see Section 5.1.3 "Active State Operation"). In SMBus mode, the PWR_EN1 and PWR_EN2 pins states will be ignored by the UCS2114 if the PIN_IGN configuration bit is set; otherwise, the PWR_EN1S and PWR_EN2S configuration bits are checked along with the pins.

5.4 Discrete Output Pins

5.4.1 ALERT#1 AND ALERT#2 OUTPUT PINS

The UCS2114 has two independent ALERT# out pins. ALERT#1 is tied to the status of the V_{BUS1} pin. ALERT#2 is tied to the status of the V_{BUS2} pin.

The ALERT# pin is an active-low open-drain interrupt to the host controller. The ALERT# pin is asserted when an error occurs. Also, when charge rationing is enabled, the ALERT# pin is asserted by default when the current rationing threshold is reached (as determined by RATION_BEH<1:0>). The ALERT# pin is released when all error conditions that may assert the ALERT# pin (such as an error condition and charge rationing) have been removed or reset as necessary. The UCS2114 is compatible with the Microchip hub devices supporting single pin power control feature. These hub devices have a single connection to the PWR_EN and ALERT# pins of the UCS2114, which are tied together in the application.

5.4.2 BOOST# OUTPUT PIN

The UCS2114 provides a BOOST# output pin to compensate for voltage drops during high loads. The BOOST# pin is an active-low, open-drain output that would be connected to a resistor in the DC-DC converter's feedback error voltage loop (see Figure 5-3).

The BOOST# pin can then be asserted when the V_{BUS} Current > I_{BOOST}. I_{BOOST} typical value is 1.9A. The BOOST# is OR'ed for both V_{BUS1} and V_{BUS2} ports. When the BOOST# pin is asserted, it will remain in this state for at least t_{BOOST} MAT (minimum assertion time).




FIGURE 5-3: BOOST# Pin Usage.

5.5 Discrete Input Pins

5.5.1 COMM_ILIM INPUT

The COMM_ILIM input determines the communications mode, as shown in Table 6-1. This is also the hardware strap for MAX Current Limit.

5.5.2 SMCLK

When operated in Stand-Alone mode, this pin should be tied to ground. When the UCS2114 is configured for SMBus communications, the SMCLK is the clock input.

5.5.3 SMDATA

When used in Stand-Alone, this pin should be tied to ground.

When the UCS2114 is configured for SMBus communications, the SMDATA is the data input/output.

6.0 USB PORT POWER SWITCH

assure То compliance to various charging specifications, the UCS2114 contains a USB port power switch that supports two current-limiting modes: Trip and Constant current (variable slope). The current limit (I_{LIM}) is pin selectable (and may be updated via the register set). The switch also includes soft-start circuitry and a separate short-circuit current limit.

The port power switch is on in the Active state (except when V_{BUS} is discharging).

6.1 Current Limiting

6.1.1 CURRENT LIMIT SETTING

The UCS2114 hardware set current limit, $\mathsf{I}_{\mathsf{LIM}},$ can be one of eight values. This resistor value is read once upon UCS2114 power-up. The current limit can be changed via the SMBus/I²C after power-up; however, the programmed current limit cannot exceed the hardware set current limit. Unless connected to V_{DD}, the resistors in Table 6-1 are pull-down resistors.

At power-up, the communication mode (Stand-Alone or SMBus/I²C) and hardware current limit (I_{LIM}) are determined via the pull-down resistor (or pull-up resistor if connected to V_{DD}) on the COMM_ILIM pin, as shown in Table 6-1.

6.1.2 SHORT-CIRCUIT OUTPUT CURRENT LIMITING

Short-circuit current limiting occurs when the output current is above the selectable current limit (I1 IMx). This event will be detected and the current will immediately be limited (within $\ensuremath{t_{\text{SHORT LIM}}}$ time). If the condition remains, the port power switch will flag an Error condition and enter the Error state.

6.1.3 SOFT START

When the PWR EN control changes states to enable the port power switch, the UCS2114 invokes a soft-start routine for the duration of the V_{BUS} rise time (t_{R BUS}). This soft-start routine will limit current flow from V_{S} into V_{BUS} while it is active. This circuitry will prevent current spikes due to a step in the portable device current draw.

In the case when a portable device is attached while the PWR EN pin is already enabled, if the bus current exceeds ILIM, the UCS2114 current limiter will respond within a specified time (t_{SHORT LIM}) and will operate normally at this point. The C_{BUS} capacitor will deliver the extra current, if any, as required by the load change.

COMM_ILIM Pulldown Resistor (±1%)	PWR_EN1 and PWR_EN2 Polarity	I _{LIM} (A)	Total I _{LIM} (A) (Note 1)					
GND	Active-High	0.53	0.53+0.53					
10 kΩ	Active-High	0.96	0.96+0.96					
12 kΩ	Active-High	1.07	1.07+1.07					
15 kΩ	Active-High	1.28	1.28+1.28					
18 kΩ	Active-High	1.6	1.6+1.6					
22 kΩ	Active-High	2.13	2.13+2.13					
27 kΩ	Active-High	2.67	2.67+2.67					
33 kΩ	Active-High	3.2	3.2+3.2					
47 kΩ	Active-Low	0.53	0.53+0.53					
56 kΩ	Active-Low	0.96	0.96+0.96					
68 kΩ	Active-Low	1.07	1.07+1.07					
82 kΩ	Active-Low	1.28	1.28+1.28					
100 kΩ	Active-Low	1.6	1.6+1.6					
120 kΩ	Active-Low	2.13	2.13+2.13					
150 kΩ	Active-Low	2.67	2.67+2.67					
V _{DD}	Active-Low	3.2	3.2+3.2					

Note 1: The total maximum current depends on power dissipation characteristics of the design (see Table 1-1).

CURRENT LIMITING MODES 6.1.4

The UCS2114 current limiting has two modes: Trip and Constant Current (variable slope). Either mode functions at all times when the port power switch is closed.

6.1.4.1 Trip Mode

When using Trip current limiting, the UCS2114 USB port power switch functions as a low-resistance switch and rapidly turns off if the current limit is exceeded. While operating using Trip current limiting, the V_{BUS} output voltage will be held relatively constant (equal to the V_S voltage minus the $R_{ON} \times I_{BUS}$ current) for all current values up to the ILIM.

If the current drawn by a portable device exceeds I_{LIM}, the following occurs:

- The port power switch will be turned off (Trip 1. action).
- 2. The UCS2114 will enter the Error state and assert the ALERT# pin.
- 3. The fault handling circuitry will then determine subsequent actions.

TABLE 6-1: II IM DECODE

Figure 6-1 shows operation of current limits in Trip mode with the shaded area representing the USB 2.0 specified V_{BUS} range. Dashed lines indicate the port power switch output will go to zero (e.g., Trip) when I_{LIM} is exceeded. Note that operation at all possible values of I_{LIM} is shown in Figure 6-1 for illustrative purposes only; in actual operation, only one I_{LIM} can be active at any time.




FIGURE 6-1: Current Limiting in Trip Mode.

6.1.4.2 Constant Current Limiting (Variable Slope)

Constant current limiting is used when the current drawn is greater than I_{LIM} (and $I_{LIM} \leq 1.6A$). In CC mode, the port power switch allows the attached portable device to reduce V_{BUS} output voltage to less than the input V_S voltage while maintaining current delivery. The V/I slope depends on the user set I_{LIM} value. This slope is held constant for a given I_{LIM} value.

This mode is specifically provided for devices that rely on resistive means to reduce V_{BUS} voltage for direct battery charging or to allow portable devices a means to "test" charger capacity. See Figure 6-2.




FIGURE 6-2:

Constant Current Example.

Figure 6-3 shows operation of current limits while using CC mode. Unlike Trip mode, once I_{BUS} current exceeds I_{LIM}, operation continues at a reduced voltage and increased current. Note that the shaded area representing the USB 2.0 specified $\mathrm{V}_{\mathrm{BUS}}$ range is now restricted to an upper current limit of IBUS R2MIN. Note that the UCS2114 will heat up along each load line as voltage decreases. If the internal temperature exceeds the T_{TSD LOW} threshold, the corresponding power switch operating in constant current mode will open. If the internal temperature exceeds the T_{TSD HIGH} threshold, both power switches will open, regardless of whether the power switch channels are in current limit. Also note that, when the V_{BUS} voltage is brought low enough (below V_{BUS MIN}), the port power switch will open.




FIGURE 6-3:

Current Limiting in CC Mode.

6.2 USB Port Power Profiles

The UCS2114 combines the qualities of traditional USB port power switches with USB port power profiles set forth in the USB-IF BC1.2 specification. USB port power profiles consist of distinct voltage-current operation regions defined by "keep-out" and "operation" regions.

While operating in the CC mode of operation, the UCS2114 provides voltage-current output operating profiles that are specified by two keep-out regions.


If the current reaches the I_{BUS_R2MIN} setting for longer than t_{MASK} , the UCS2114 enters the Error state and an Overcurrent event is flagged.

If the V_{BUS} voltage ever goes below the no-operation lower-voltage keep-out (V_{BUS_MIN}) value for longer than t_{MASK}, the port power switch is disabled and a keep-out violation is flagged (by setting the MIN_KEEP_OUT status bit). This will cause the device to enter the Error state.

Figure 6-4 illustrates the relationship between these USB port power profile parameters.

6.2.1 OPERATION WITHIN A USB PORT POWER PROFILE

An attached device may be constrained to operate within the boundaries of a USB port power profile by setting the value of I_{LIM} less than the USB port power profile I_{BUS_R2MIN} value. In this case, the port power switch will be in Trip mode up until I_{LIM} is exceeded, at which point, the switch will transition into CC mode. If the attached device reduces the output voltage to less than V_{BUS_MIN} , the switch will trip and terminate charging.



Note:	The CC mode of operation is possible only
	up to 1.6A. As long as the value of I _{LIM} is
	less than the fixed port power profile
	I _{BUS R2MIN} value, CC mode is possible.
	Otherwise, the USB port power switch will
	operate in Trip mode operation.

6.2.2 OPERATION OUTSIDE OF A USB PORT POWER PROFILE

An attached device may be allowed to operate outside of the boundaries of a USB port power profile by setting the value of I_{LIM} greater than the USB port power profile $I_{BUS_{R2MIN}}$ value. This is the default operation for all portable devices. In this case, the USB port power switch will operate in Trip mode until the bus current reaches the I_{LIM} value. Once the I_{LIM} value has been exceeded, the port power switch will open and terminate charging. Figure 6-5 illustrates an example of current limiting in this configuration.




FIGURE 6-5: $I_{LIM} > I_{BUS_{R2MIN}}$ Example.

6.3 Thermal Protection

The UCS2114 utilizes two-stage internal thermal management. The first is triggered when the die temperature exceeds T_{TSD_LOW} threshold, and the second is triggered when the die temperature exceeds T_{TSD_HIGH} threshold.

6.3.0.1 THE FIRST THERMAL SHUTDOWN STAGE (T_{TSD LOW})

The first stage turns off the individual power switch channel when the die temperature exceeds T_{TSD_LOW} threshold and a power switch operates in Constant Current mode. It also causes the corresponding channel to enter in error state and the corresponding ALERT# pin to be asserted.

When an overcurrent condition appears, the power switch operates in Constant Current mode for the duration of t_{MASK} time. Because of the increased voltage drop across the switch, the die temperature increases. If the die temperature exceeds T_{TSD_LOW} threshold before the expiration of the t_{MASK} time, then the power switch will open immediately.

If the T_{TSD_LOW} threshold has been exceeded, but the die temperature has not decreased below the T_{TSD_LOW} recovery threshold, then the power switch cannot be closed when commanded by the PWR_EN1 or PWR_EN2 controls in the following situations:

- PWR_EN1 and/or PWR_EN2 controls transition from inactive to active.
- it is a power-up situation and PWR_EN1 and/or PWR EN2 pins are active.

In these situations, the corresponding channel will enter in error state and the corresponding ALERT# pin will be asserted.

The first thermal shutdown stage allows the two ports to work independently, by preventing the die temperature to increase during overcurrent conditions and to exceed the maximum allowable temperature $(T_{TSD \ HIGH})$.

The error state will persist and the power switches can not be closed until the temperature is below $T_{TSD \ LOW} - T_{TSD \ LOW \ HYST}$.

6.3.0.2 THE SECOND THERMAL SHUTDOWN STAGE (T_{TSD HIGH})

The second thermal protection stage turns off both power switches when the die temperature exceeds T_{TSD_HIGH} threshold, regardless of whether the power switch channels are in current limit. It also causes both channels to enter in error state and both ALERT#1 and ALERT#2 pins to be asserted.

The error state will persist and the power switches cannot be closed until the temperature is below T_{TSD HIGH - T_{TSD HIGH HYST}}

6.4 V_{BUS} Discharge

When the EN_VBUS_DISCHG bit from General Configuration 2 register is set (default setting on UCS2114-1A only), the UCS2114 will discharge V_{BUS} through an internal 100Ω resistor when at least one of the following conditions occur:

- The PWR_EN control is disabled (triggered on the inactive edge of the PWR_EN control).
- The V_S voltage drops below a specified threshold (V_{S_UVLO}) that causes the port power switch to be disabled.
- When commanded into the Sleep power state.
- · Upon recovery from the Error state.
- When commanded via the SMBus in the Active state.

When the automatic V_{BUS} discharge circuitry is activated, the UCS2114 will confirm that V_{BUS} was discharged at the end of the $t_{DISCHARGE}$ time. If the V_{BUS} voltage is not below the V_{TEST} level, a discharge error will be flagged (by setting the DISCH_ERR(1/2) status bit) and the UCS2114 will enter the Error state.

When the EN_VBUS_DISCHG bit from General Configuration 2 register is not set (default setting), the automatic V_{BUS} discharges described above are disabled. In this case, the SMBus host must set and clear bits DISCHG_LOAD1 and DISCHG_LOAD2 from the Current Limit Behavior registers, to discharge the V_{BUS1} and V_{BUS2}. Setting the DISCHG_LOAD1 and DISCHG_LOAD2 bits connects the internal 100 Ω resistor to discharge the corresponding V_{BUS} path. This functionality doesn't use any timers. The discharge time is controlled by the SMBus host, which must clear this bit when its internal timer expires.

6.5 Charge Rationing Interactions

When charge rationing is active, regardless of the specified behavior, the UCS2114 will function normally until the charge rationing threshold is reached. Note that charge rationing is only active when the UCS2114 is in the Active state. Changing the charge rationing behavior will have no effect on the charge rationing data registers. If the behavior is changed prior to reaching the charge rationing threshold, this change

will occur and be transparent to the user. When the charge rationing threshold is reached, the UCS2114 will take action as shown in Table 6-2. If the behavior is changed after the charge rationing threshold has been reached, the UCS2114 will immediately adopt the newly programmed behavior, clearing the ALERT# pin and restoring switch operation respectively (see Table 6-4).

TABLE 6-2: C	HARGE RATIONING BEHAVIOR
--------------	--------------------------

RATION_BEH (1 or 2) <1:0> Behavior		Behavior	Actions Taken	Notes		
1	0					
0	0	Report	ALERT# pin asserted.			
0	1	Report and Disconnect (default)	 ALERT# pin asserted. Port power switch disconnected. 	All bus monitoring is still active. Toggling the PWR_EN control will cause the device to change power states as defined by the registers; however, the port power switch will remain off until the rationing circuitry is reset.		
1	0	Disconnect and Go to Sleep	 Port power switch disconnected. Device will enter the Sleep state. 	All V_{BUS} and V_S monitoring will be stopped. Toggling the PWR_EN control will have no effect on the power state until the rationing circuitry is reset.		
1	1	Ignore	Take no further action.			

TABLE 6-3: CHARGE RATIONING RESET BEHAVIOR

Behavior		Reset Actions				
Report	1.	Reset the Total Accumulated Charge registers.				
	2.	Clear the RATION status bit.				
	3.	Release the ALERT# pin.				
Report and Disconnect	1.	Reset the Total Accumulated Charge registers.				
	2.	Clear the RATION status bit.				
	3.	Release the ALERT# pin.				
	4.	Check the PWR_EN controls and enter the indicated power state if the controls changed.				
Disconnect and	1.	Reset the Total Accumulated Charge registers.				
Go to Sleep	2.	Clear the RATION status bit.				
	3.	Check the PWR_EN controls and enter the indicated power state if the controls changed.				
Ignore	1.	Reset the Total Accumulated Charge registers.				
	2.	Clear the RATION status bit.				

Previous Behavior	New Behavior	Actions Taken				
Ignore	Report	Assert ALERT# pin				
	Report and Disconnect	 Assert ALERT# pin. Open port power switch. See the Report and Disconnect (default) in Table 6-2. 				
	Disconnect and Go to Sleep	 Open port power switch. Enter the Sleep state. See the Disconnect and Go to Sleep in Table 6-2. 				
Report	Ignore	Release ALERT# pin.				
	Report and Disconnect	Open port power switch. See the Report and Disconnect (default) in Table 6-2.				
	Disconnect and Go to Sleep	 Release the ALERT# pin. Open the port power switch. Enter the Sleep state. See the Disconnect and Go to Sleep in Table 6-2. 				
Report and Disconnect	Ignore	 Release the ALERT# pin. Check the PWR_EN controls and enter the indicated power state if the controls changed. 				
	Report	Check the PWR_EN controls and enter the indicated power state if the controls changed.				
	Disconnect and Go to Sleep	 Release the ALERT# pin. Enter the Sleep state. See the Disconnect and Go to Sleep in Table 6-2. 				
Disconnect Ignore Check the PV and changed.		Check the PWR_EN controls and enter the indicated power state if the controls changed.				
Go to Sleep	Report	 Assert the ALERT# pin. Check the PWR_EN controls and enter the indicated power state if the controls changed. 				
	Report and Disconnect	 Assert the ALERT# pin. Check the PWR_EN controls to determine the power state, then enter that state, except that the port power switch will not be closed. 				

TABLE 6-4: EFFECTS OF CHANGING RATIONING BEHAVIOR AFTER THRESHOLD REACHED

If the RATION_EN control is set to '0' prior to reaching the charge rationing threshold, rationing will be disabled and the Total Accumulated Charge registers will be cleared. If the RATION_EN control is set to '0' after the charge rationing threshold has been reached, the following additional steps occur:

- 1. RATION status bit will be cleared.
- 2. The ALERT# pin will be released if asserted by the rationing circuitry and no other conditions are present.
- 3. The PWR_EN controls are checked to determine the power state.

Setting the RATION_RST control to '1' will automatically reset the Total Accumulated Charge registers to 00_00h. If this is done prior to reaching the charge rationing threshold, the data will continue to be accumulated restarting from 00_00h. If this is done after the charge rationing threshold is reached, the UCS2114 will take action as shown in Table 6-3.

6.6 Fault Handling Mechanism

The UCS2114 has two modes for handling faults:

- Latch (latch-upon-fault)
- Auto-recovery (automatically attempt to restore the Active power state after a fault occurs).

If the SMBus is actively utilized, Auto-Recovery Fault Handling is the default error handler as determined by the LATCH_SET bit. Faults include overcurrent, overvoltage (on V_S), undervoltage (on V_{BUS}), back-voltage (V_{BUS} to V_S or V_{BUS} to V_{DD}), discharge error and maximum allowable internal die temperature (T_{TSD_HIGH}) exceeded. Fault conditions also include the situations when T_{TSD_LOW} die temperature has been exceeded and any of the following conditions are met:


- a power switch operates in Constant Current mode.
- PWR_EN1 and/or PWR_EN2 controls transition from inactive to active.
- it is a power-up situation and PWR_EN1 and/or PWR_EN2 pins are active.

Faults do not include:

- · keep-out violations except VBUS_MIN.
- T_{TSD_LOW} die temperature has been exceeded and any of the following conditions are met:
 - the power switch is closed at the time when T_{TSD_LOW} is reached and it is not in Constant Current mode.
 - the power switch remains open (PWR_EN1 and/or PWR_EN2 controls are not active).

6.6.1 AUTO-RECOVERY FAULT HANDLING

When the LATCH_SET bit is low, Auto-Recovery Fault Handling is used. When an error condition is detected, the UCS2114 will immediately enter the Error state and assert the ALERT# pin. Independently from the host controller, the UCS2114 will wait a preset time (t_{CYCLE}), check error conditions (t_{TST}) and restore Active operation if the error condition(s) no longer exist. If all other conditions that may cause the ALERT# pin to be asserted have been removed, the ALERT# pin will be released. Short-Circuit Auto-Recovery example in Figure 6-6.





6.6.2 LATCHED FAULT HANDLING

When the LATCH_SET bit is high, latch fault handling is used. When an error condition is detected, the UCS2114 will enter the Error power state and assert the ALERT# (1 or 2) pin. Upon command from the host controller (by toggling the PWR_EN (1, or 2) pin control from enabled to disabled or by clearing the ERR bit via SMBus), the UCS2114 will check error conditions once and restore Active operation if error conditions no longer exist. If an error condition still exists, the host controller is required to issue the command again to check error conditions. If the ALERT# pin is asserted and the interrupt status registers (addresses 03h or 04h) are not read, the corresponding ALERT# pin remains asserted until the corresponding PWR_EN pin is toggled.

If the ALERT# pin is asserted and the interrupt status registers are read, the ALERT# pin will deassert, but the UCS will remain in error state until the ERR bit is cleared via SMBus or the PWR_EN pin is toggled.

7.0 SYSTEM MANAGEMENT BUS PROTOCOL

In SMBus mode, the UCS2114 communicates with a host controller, such as a Microchip PIC[®] microcontroller or hub, through the SMBus. The SMBus is a two-wire serial communication protocol between a computer host and its peripheral devices. A detailed timing diagram is shown in Figure 1-1. Stretching of the SMCLK signal is supported; however, the UCS2114 will not stretch the clock signal.

7.1 SMBus Start Bit

The SMBus Start bit is defined as a transition of the SMBus Data line from a logic '1' state to a logic '0' state while the SMBus Clock line is in a logic '1' state.

7.2 SMBus Address and RD/WR Bit

The SMBus Address Byte consists of the 7-bit client address followed by the RD/\overline{WR} indicator bit. If this RD/\overline{WR} bit is a logic '0', the SMBus Host is writing data to the client device. If this RD/\overline{WR} bit is a logic '1', the SMBus Host is reading data from the client device.

The UCS2114 with the order code UCS2114-1-V/LX has the SMBus address 57h - 1010_111 (r/ $\overline{\rm w}$) .

Customers should contact their distributor, representatives or field application engineer (FAE) for additional SMBus addresses. Local sales offices are also available to help customers. A list of sales offices and locations is included in the back of this document.

7.3 SMBus Data Bytes

All SMBus Data bytes are sent most significant bit first and composed of 8 bits of information.

7.4 SMBus ACK and NACK Bits

The SMBus client will acknowledge all data bytes that it receives. This is done by the client device pulling the SMBus Data line low after the 8th bit of each byte that is transmitted. This applies to both the Write Byte and Block Write protocols.

The Host will NACK (not acknowledge) the last data byte to be received from the client by holding the SMBus data line high after the 8th data bit has been sent. For the Block Read protocol, the Host will ACK (acknowledge) each data byte that it receives except the last data byte.

7.5 SMBus Stop Bit

The SMBus Stop bit is defined as a transition of the SMBus Data line from a logic '0' state to a logic '1' state while the SMBus clock line is in a logic '1' state. When the UCS2114 detects an SMBus Stop bit and it has been communicating with the SMBus protocol, it will reset its client interface and prepare to receive further communications.

7.6 SMBus Time-out

The UCS2114 includes an SMBus time-out feature. If the clock is held at logic '0' for $t_{TIMEOUT}$, the device can time out and reset the SMBus interface. The SMBus interface can also reset if both the clock and data lines are held at a logic '1' for t_{IDLE_RESET} . Communication is restored with a start condition.

The time-out function defaults to disabled. It can be enabled by clearing the DIS_TO bit in the General Configuration 3 register (see Register 8-9).

7.7 SMBus and I²C Compliance

The major difference between SMBus and I^2C devices is highlighted here. For complete compliance information, refer to the SMBus 2.0 specification and Application Note 14.0.

- UCS2114 supports I²C fast mode at 400 kHz. This covers the SMBus maximum time of 100 kHz.
- The minimum frequency for SMBus communications is 10 kHz.
- The client protocol will reset if the clock is held low longer than 30 ms. This time out functionality is disabled by default in the UCS2114 and can be enabled by clearing the DIS_TO bit. I²C does not have a time out.
- Except when operating in Sleep, the client protocol will reset if both the clock and the data line are logic '1' for longer than 200 µs (idle condition). This function is disabled by default in the UCS2114 and can be enabled by clearing the DIS_TO bit. I²C does not have an idle condition.
- I²C devices do not support the Alert Response Address functionality (which is optional for SMBus).
- I²C devices support block read and write differently. I²C protocol allows for unlimited number of bytes to be sent in either direction. The SMBus protocol requires that an additional data byte indicating number of bytes to read/write is transmitted. The UCS2114 supports I²C formatting only.

7.8 SMBus Protocols

The UCS2114 device is SMBus 2.0-compatible and supports Send Byte, Read Byte, Block Read, Receive Byte as valid protocols, as shown below. The UCS2114 device also supports the I²C block read and block write protocols. The device supports Write Byte, Read Byte and Block Read/Block Write. All of the below protocols use the convention in Table 7-1.

TABLE 7-1: SMBUS PROTOCO

Data Sent to Device	Data Sent to the Host
Data sent	Data sent

7.9 SMBus Write Byte

The Write Byte is used to write one byte of data to a specific register as shown in Table 7-2.

START	Client Address	WR	АСК	Reg. Addr.	АСК	Register Data	АСК	STOP
$1 \rightarrow 0$	YYYY_YYY	0	0	XXh	0	XXh	0	$0 \rightarrow 1$

7.10 SMBus Read Byte

The Read Byte protocol is used to read one byte of data from the registers as shown in Table 7-3.

TABLE 7-3: READ BYTE PROTOCOL

START	Client Address	WR	ACK	Register Address	ACK	
$1 \rightarrow 0$	YYYY_YYY	0	0	XXh	0	
START	Client Address	RD	ACK	Register Data	NACK STOP	
$1 \rightarrow 0$	YYYY_YYY	1	0	XXh	1	$0 \rightarrow 1$

7.11 Block Write

The Block Write is used to write multiple data bytes to a group of contiguous registers, as shown in Table 7-4. It is an extension of the Write Byte Protocol.

Note:	The Block Write and Block Read protocols								
Note.									
	require that the address pointer be auto-								
	matically incremented. For a write com-								
	mand, the address pointer will be								
	automatically incremented when the ACK								
	is sent to the host. There are no over or								
	under bound limit checking and the								
	address pointer will wrap around from FFh								
	to 00h if necessary								

TABLE 7-4: BLOCK WRITE PROTOCOL

START	Client Address	WR	АСК	Register	АСК	Repeat N Times		STOP	
START		VVIN	AUN	Address	ACK	Register Data	ACK	310	
$1 \rightarrow 0$	YYYY_YYY	0	0	XXh	0	XXh	0	$0 \rightarrow 1$	

7.12 Block Read

The Block Read is used to read multiple data bytes from a group of contiguous registers, as shown in Table 7-5. It is an extension of the Read Byte Protocol.

TABLE 7-5:	BLOCK READ PROTOCOL
------------	----------------------------

START	Client Address	WR	АСК	Register Address	ACK			
$1 \rightarrow 0$	YYYY_YYY	0	0	XXh	0			
START	Client Address	RD	АСК	Repeat N Tir	Repeat N Times Register Data NACK	STOP		
JIANI	Chefit Address		ACK	Register Data	ACK	Register Data	MACK	3105
$1 \rightarrow 0$	ΥΥΥΥ_ΥΥΥ	1	0	XXh	0	XXh	1	$0 \rightarrow 1$

7.13 SMBus Send Byte

The Send Byte protocol is used to set the internal address register pointer to the correct address location. No data is transferred during the Send Byte protocol as shown in Table 7-6.

Note:	The SMBus Send Byte command is							
	expected to be followed by the SMBus							
	Receive Byte command. When two							
	SMBus Send Byte commands are sent in							
	a row, the first command receives an ACK							
	and will be processed by the UCS2114,							
	but the second command receives a							
	NACK and will be ignored.							

TABLE 7-6: SEND BYTE PROTOCOL

START	Client Address	WR	ACK	Register Address	ACK	STOP
1→0	YYYY_YYY	0	0	XXh	0	$0 \rightarrow 1$

7.14 SMBus Receive Byte

The Receive Byte protocol is used to read data from a register when the internal register address pointer is known to be at the right location (e.g., set via Send Byte). This is used for consecutive reads of the same register as shown in Table 7-7.

TABLE 7-7: RECEIVE BYTE PROTOCOL

START	Client Address	RD	ACK	Register Data	NACK	STOP
1→0	YYYY_YYY	1	0	XXh	1	$0 \rightarrow 1$

7.14.1 STAND-ALONE OPERATING MODE

Stand-Alone mode allows the UCS2114 to operate without active SMBus/l²C communications. Stand-Alone mode can be enabled by connecting a pull-down resistor greater or equal to 47 k Ω on the COMM_ILIM pin as shown in Table 5-3.The SMCLK pin should be tied to ground in this mode.

8.0 **REGISTER DESCRIPTION**

The registers shown in Table 8-1 are accessible through the SMBus or I²C. An entry of '—' indicates that the bit is not used. Writing to these bits will have no effect and reading these bits will return '0'. Writing to a reserved bit may cause unexpected results and reading from a reserved bit will return either '1' or '0' as indicated in the bit description. While in the Sleep state, the UCS2114 will retain configuration and charge rationing data as indicated in the text. If a register does not indicate that data will be retained in the Sleep power state, this information will be lost when the UCS2114 enters the Sleep power state.

TABLE 8-1: REGISTER SET IN HEXADECIMAL ORDER

Register Address	Redister Name		Function	Default Value	Page No.
00h	Port 2 Current Measurement	R	Stores the current measurement for Port 2	00h	34
01h	Port 1 Current Measurement	R	Stores the current measurement for Port 1	00h	34
02h	Port Status	R	Indicates Port and general status	00h	35
03h	Interrupt Status2	See Text	Indicates why ALERT# pin asserted for Port 2	00h	36
04h	Interrupt Status1	See Text	Indicates why ALERT# pin asserted for Port 1	00h	38
0Fh	General Status2	R/R-C	Indicates General Status for Port 2	00h	40
10h	General Status1	R/R-C	Indicates General Status for Port 1	00h	41
11h	General Configuration2	R/W	Controls basic functionality for Port 2	06h	42
12h	General Configuration1	R/W	Controls basic functionality for Port 1	02h	43
13h	General Configuration3	R/W	Controls other functionality	60h	44
14h	Current Limit	R/W	Controls/Displays MAX Current Limit per port	00h	45
15h	Auto-Recovery Configuration	R/W	Controls the Auto-Recovery functionality	2Ah	46
16h	Port 2 Total Accumulated Charge High Byte	R	Stores the total accumulated charge delivered high byte, Port 2	00h	47
17h	Port 2 Total Accumulated Charge Middle High Byte	R	Stores the total accumulated charge delivered middle high byte, Port 2	00h	47
18h	Port 2 Total Accumulated Charge Middle Low Byte	R	Stores the total accumulated charge delivered middle low byte, Port 2	00h	47
19h	Port 2 Total Accumulated Charge Low Byte	R	Stores the total accumulated charge delivered low byte, Port 2	00h	47
1Ah	Port 1 Total Accumulated Charge High Byte	R	Stores the total accumulated charge delivered high byte, Port 1	00h	48
1Bh	Port 1 Total Accumulated Charge Middle High Byte	R	Stores the total accumulated charge delivered middle high byte, Port 1	00h	48
1Ch	Port 1 Total Accumulated Charge Middle Low Byte	R	Stores the total accumulated charge delivered middle low byte, Port 1	00h	48
1Dh	Port 1 Total Accumulated Charge Low Byte	R	Stores the total accumulated charge delivered low byte, Port 1	00h	48
1Eh	Port 2 Charge Rationing Threshold High Byte	R/W	Sets the maximum allowed charge that will be delivered to Port 2	FFh	49
1Fh	Port 2 Charge Rationing Threshold Low Byte	R/W	Sets the maximum allowed charge that will be delivered to Port 2	FFh	49
20h	Port 1 Charge Rationing Threshold High Byte	R/W	Sets the maximum allowed charge that will be delivered to Port 1	FFh	49

Register Address	Register Name	R/W	Function	Default Value	Page No.
21h	Port 1 Charge Rationing Threshold Low Byte	R/W	Sets the maximum allowed charge that will be delivered to Port 1	FFh	49
22h	Ration Configuration	R/W	Controls Charge Ration Functionality	11h	50
23h	Port 2 Current Limit Behavior	R/W	Controls the Current Limiting Behavior (CC Mode Region 2) for Port 2	96h	51
24h	Port 1 Current Limit Behavior	R/W	Controls the Current Limiting Behavior (CC Mode Region 2) for Port 1	96h	52
FDh	Product ID	R	Stores a fixed value that identifies each product	E3h	53
FEh	Manufacturer ID	R	Stores a fixed value that identifies Microchip	5Dh	53
FFh	Revision	R	Stores a fixed value that represents the revision number	81h	53

TABLE 8-1: REGISTER SET IN HEXADECIMAL ORDER (CONTINUED)

8.1 Current Measurement Register

The Current Measurement register stores the measured current value delivered to the portable device (I_{BUS}). This value is updated continuously while the device is in the Active power state.

REGISTER 8-1: PORTS 2 AND 1 CURRENT MEASUREMENT REGISTERS (ADDRESSES 00H AND 01H)

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			CM(x)·	<7:0>			
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 **CM(x)<7:0>:** Port X Current Measurement, where x = 2 or 1 (address 00h for Port 2 and address 01h for Port 1).

Note 1: The bit weights are in mA,1 LSB = 13.3 mA (maximum value is 255 LSB corresponding to 3.4A).

2: This data will be cleared when the device enters the Sleep state. This data will also be cleared whenever the port power switch is turned off (or any time that V_{BUS} is discharged).

8.2 Status Registers

The Status registers store bits that indicate the state of the ALERT# pins and if the ports operate in Constant Current mode.

REGISTER 8-2: PORT STATUS REGISTER (ADDRESS 02H)

R-0	R-0	R-0	R-0	U-0	U-0	R-x	R-x
ALERT1_PIN	ALERT2_PIN	CC_MODE1	CC_MODE2	_		_	
bit 7							bit 0

Legend:				
R = Readab	ole bit	W = Writable bit	U = Unimplemented I	bit
-n = Value a	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
bit 7	ALERT1	PIN: Reflects the status of the	ALERT#1 pin. This bit is set	and cleared as the ALERT#1 pin

	changes states.
	 1 = ALERT#1 Pin asserted (logic low) 0 = ALERT#1 Pin not asserted
bit 6	ALERT2_PIN: Reflects the status of the ALERT#2 pin. This bit is set and cleared as the ALERT#2 pin changes states.
	 1 = ALERT#2 Pin asserted (logic low) 0 = ALERT#2 Pin not asserted
bit 5	CC_MODE1: Port 1 Constant Current mode state
	1 = Port 1 in Constant Current mode0 = Port 1 operating normally
bit 4	CC_MODE2: Port 2 Constant Current mode state
	1 = Port 2 in Constant Current mode
	0 = Port 2 operating normally
bit 3-0	Unimplemented

R/W-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
ERR2	DISCH_ERR2	RESET	KEEP_OUT2	TSD_HIGH	OV_VOLT	BACK_V2	OV_LIM2
bit 7							bit 0
Legend:							
R = Readab	ole bit	W = Writable	bit	U = Unimplem	ented bit	C = Clear on	Read
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x					x = Bit is unk	nown	
bit 7	the Error state. Active state. W removed, the U the Error state i leave the Error	Writing this bi hen written to ICS2114 return s entered. If an state.	s that an error w t to '0' will clear '0', all error con ns to the Active ny other bit is se	the Error state a ditions are cheo state. This bit is t in the Interrup	and allows the cked. If all erro s set automatic t Status 2 regis	device to be re r conditions ha ally by the UC ter (03h), the c	eturned to the ave been S2114 when device will not
		nditions are de	ly by the UCS21 tected. Likewise				
	0 = Port 2 in A	ctive state (no	errors detected)			
bit 6	be cleared whe cause the ALEF	n read if the e RT#2 pin to be was unable to	ror Port 2 - Indica rror condition ha asserted and th Discharge V _{BUS} or	as been remove ne device to ent	d or if the ERF	R2 bit is cleare	
bit 5	set at power-up	o. This bit is cle serted when th has just been	CS2114 has just eared when read his bit is set. This reset	d or when the P	WR_EN contro	ol is toggled. T	
bit 4	dropped below	V _{BUS MIN.} Thi	m Keep-Out reg s bit will be clea s bit will cause th	red when read	if the error con	dition has bee	n removed or
	$1 = V_{BUS2} < V_{BUS2} = V_{BUS2} > V_{BUS2} = V_{BUS2} > V_{BUS2} = V_{BU$						
bit 3	has entered the or if the ERR2 t device to enter	e Error state. T oit is cleared. T the Error state		eared when rea e the ALERT#1	id if the error c	ondition has b	een removed
	1 = Internal die 0 = Internal die	e temperature e temperature	has exceeded T has not exceede	тs <u>р_</u> нідн ed T _{TSD_} нідн			
bit 2	device has ente	ered the Error e ERR2 bit is o to enter the E	idicates that the state. This bit w cleared. This bit rror state.	ill be cleared w	hen read if the	error condition	n has been
	$0 = V_{S} < V_{S_{O}}$	V					

REGISTER 8-3: INTERRUPT STATUS 2 REGISTER (ADDRESS 03H)

REGISTER 8-3: INTERRUPT STATUS 2 REGISTER (ADDRESS 03H) (CONTINUED)

bit 1 **BACK_V2:** Back-Bias Voltage Port 2 - Indicates that the V_{BUS2} voltage has exceeded the V_S or V_{DD} voltages by more than 150 mV. This bit will be cleared when read if the error condition has been removed or if the ERR2 bit is cleared. This bit will cause the ALERT#2 pin to be asserted and the device to enter the Error state.

1 = V_{BUS2} > V_S , or V_{BUS1} > V_{DD} by more than 150 mV.

- $0 = V_{BUS2}$ voltage has not exceeded the V_S and V_{DD} voltages by more than 150 mV.
- bit 0 **OV_LIM2:** Overcurrent Limit Port 2 Indicates that the I_{BUS} current has exceeded both the I_{LIM} threshold and the I_{BUS} _R2MIN threshold settings for V_{BUS2} . This bit will be cleared when read if the error condition has been removed or if the ERR2 bit is cleared. This bit will cause the ALERT#2 pin to be asserted and the device to enter the Error state.
 - 1 = Current Limit for Port 2 exceeded
 - 0 = Current Limit for Port 2 not exceeded
- **Note 1:** Note that the ERR2 bit does not necessarily reflect the ALERT#2 pin status. The ALERT#2 pin may be cleared or asserted without the ERR2 bit changing states.

R/W-0	R/C-0	R-0	R/C-0	R/C-0	U-0	R/C-0	R/C-0
ERR1	DISCH_ERR1	VS_LOW	KEEP_OUT1	TSD_LOW	—	BACK_V1	OV_LIM1
bit 7							bit (
Legend:							
R = Reada		W = Writable		U = Unimplem		C = Clear on	
-n = Value	at POR	'1' = Bit is set	t	ʻ0' = Bit is clea	ired	x = Bit is unk	nown
bit 7	the Error state. the Active state removed, the U the Error state is leave the Error s functionality is a PWR_EN1 con 1 = Port 1 in E	Writing this bi When written CS2114 returns entered. If a state. This bit is active and no trol is disabled rror state	s that an error w it to a '0' will clea in to '0', all error ins to the Active ny other bit is se is cleared autom error conditions d (Note 1).	ar the Error stat conditions are o state. This bit is t in the Interrup atically by the L are detected. L	e and allows t checked. If all s set automatic t Status 1 regis JCS2114 if the	the device to be error condition cally by the UC ster (04h), the o auto-recovery	e returned to s have been S2114 when device will no fault handling
bit 6	DISCH_ERR1: be cleared whe	Discharge En n read if the e RT#1 pin to be as unable to D	ror Port 1 - Indica rror condition ha asserted and th ischarge V _{BUS1}	ates the device as been remove	d or if the ER	R1 bit is cleared	
bit 5	VS_LOW: Indic V _{BUS2} port pow the V _{S_UVLO} th	cates that the ver switches a reshold. has fallen bel	V _S voltage has f re held off. This low the V _{S_UVLC}	bit is cleared at	V _{S_UVLO} thre utomatically w	shold and both hen the V _S volt	V _{BUS1} and age is above
bit 4	KEEP_OUT1: I dropped below if the ERR1 bit i Error state. 1 = V _{BUS1} < V _E	Port 1 Minimu V _{BUS_MIN} . Thi s cleared. This BUS_MIN	m Keep-out regi is bit will be clea s bit will cause th	red when read	if the error cor	ndition has bee	n removed o
bit 3	0 = V _{BUS1} > V _B TSD_LOW: Ind the T _{TSD_L} the T _{TSD_1} ALERT#2	BUS_MIN licates that the OW - T _{TSD} _LOV LOW -T _{TSD} _LC pins to be ass	die temperature _{N_HYST} . This bit _{W_HYST} . This erted and ERR1 Constant Curre	is cleared autor bit will not ca and/or ERR2 t	natically when use the corre	the die temper esponding ALE	ature is below
	 PWR_EN1 a it is a power- 1 = Internal die 	nd/or PWR_E up situation ar temperature	N2 controls tran nd PWR_EN1 a has exceeded T has not exceeded	sition from inac nd/or PWR_EN - TSD_LOW		ive.	
bit 2	Unimplemente						
bit 1	voltages by mo or if the ERR1 t the Error state.	re than 150 m [\] oit is cleared. ⁻	e Port 1 - Indica V. This bit will be This bit will caus	cleared when re e the ALERT#1	ead if the error	condition has b	een removed
	1 = V _{BUS1} > V ₈	s, or V _{BUS1} >	V _{DD} by more that	an 150 mV		450 14	

REGISTER 8-4: INTERRUPT STATUS 1 REGISTER (ADDRESS 04H)

 $0 = V_{BUS1}$ voltage has not exceeded the V_S and V_{DD} voltages by more than 150 mV

REGISTER 8-4: INTERRUPT STATUS 1 REGISTER (ADDRESS 04H) (CONTINUED)

- bit 0 **OV_LIM1:** Overcurrent Limit Port 1 Indicates that the I_{BUS} current has exceeded both the I_{LIM} threshold and the I_{BUS_R2MIN} threshold settings for V_{BUS1} . This bit will be cleared when read if the error condition has been removed or if the ERR1 bit is cleared. This bit will cause the ALERT#1 pin to be asserted and the device to enter the Error state.
 - 1 = Current Limit for Port 1 exceeded
 - 0 = Current Limit for Port 1 not exceeded
- **Note 1:** Note that the ERR1 bit does not necessarily reflect the ALERT#1 pin status. The ALERT#1 pin may be cleared or asserted without the ERR1 bit changing states.

R/C-0	U-x	U-x	R-0	R-0	U-x	U-x	U-x
RATION2		_	CC_MODE2	PWR_EN2_CON	_	—	_
bit 7			•				bit 0
Legend:							
R = Readable	e bit	W = Writabl	e bit	U = Unimplemente	ed bit	C = Clear on	Read
-n = Value at	POR	'1' = Bit is se	et	'0' = Bit is cleared		x = Bit is unk	nown
bit 7 RATION2: Indicates the state of Port 2 Rationing. This bit is cleared when read, or cleared automatically when the RATION_RST2 bit is set or the RATION_EN2 bit is cleared. 1 = Port 2 has delivered the programmed mAh of current 0 = Port 2 has not delivered the programmed mAh of current bit 6.5 Unimplemented							
bit 6-5	Unimplemer	nted					
bit 4 CC_MODE2: Indicates whether Port 2 has entered CC mode. 1 = Port 2 is in CC mode 0 = Port 2 not in CC mode							
bit 3		ression (PWF ower Enable	R_EN2 pin OR I is set	2 control state. This PWR_EN2S).	s bit is set and	cleared autom	natically with
bit 2-0	Unimplemer	nted					

REGISTER 8-5: GENERAL STATUS 2 REGISTER (ADDRESS 0FH)

R/C-0	U-x	U-x	R-0	R-0	U-x	U-x	U-x
RATION1	—	—	CC_MODE1	PWR_EN1_CON		—	—
bit 7			•	•			bit 0
Legend:							
R = Readat	ole bit	W = Writabl	e bit	U = Unimplemente	ed bit	C = Clear on	Read
-n = Value a	at POR	'1' = Bit is s	et	'0' = Bit is cleared		x = Bit is unk	nown
 bit 7 RATION1: Indicates the state of Port 1 Rationing. This bit is cleared when read, or cleared automatically when the RATION_RST1 bit is set or the RATION_EN1 bit is cleared. 1 = Port 1 has delivered the programmed mAh of current 0 = Port 1 has not delivered the programmed mAh of current 							
bit 6-5	Unimplemer		1 0				
bit 4 CC_MODE1: Indicates whether Port 1 has entered CC mode. 1 = Port 1 is in CC mode 0 = Port 1 not in CC mode							
 bit 3 PWR_EN1_CON: Reflects the PWR_EN1 control state. This bit is set and cleared automatically with the logic expression (PWR_EN1 pin OR PWR_EN1S). 1 = Port 1 Power Enable is set 0 = Port 1 Power Enable is clear 							
bit 2-0	Unimplemer	nted					

REGISTER 8-6: GENERAL STATUS 1 REGISTER (ADDRESS 10H)

8.3 Configuration Registers

The Configuration registers control basic device functionality. The contents of these registers are retained in Sleep.

REGISTER 8-7: GENERAL CONFIGURATION 2 REGISTER (ADDRESS 11H)

ALERT2_MASK — DSCHG2 PWR_EN2S DISCHG_TIME<1:0> — bit 7	U-0	U-1	R/W-1	R/W-0	R/W-0	R/W-0	U-0	R/W-0
bit 7	_		TIME<1:0>	DISCHG_	PWR_EN2S	DSCHG2	—	ALERT2_MASK
	bit 0							bit 7

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	C = Clear on Read
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

 bit 7
 ALERT2_MASK: Mask errors for all interrupts in Register 8-3 except OV_LIM2 and TSD.

 1 = The ALERT#2 pin will only assert if a OV_LIM2 or TSD is detected

 0 = The ALERT#2 pin will be asserted if an error condition or indicator event is detected

 bit 6
 Unimplemented

bit 5 **DSCHG2:** Forces the V_{BUS2} to be reset and discharged when the UCS2114 is in the Active state and the EN_VBUS_DISCHG bit is logic '1'. Writing this bit to a logic `1' will cause the port power switch to be opened and the discharge circuitry to activate and discharge V_{BUS}. Actual discharge time is controlled by DISCHG_TIME<1:0>. This bit must be cleared by the SMBus host after the forced V_{BUS} discharge.

 $1 = V_{BUS2}$ discharge initiated

0 = Port 2 not in discharge

- bit 4 **PWR_EN2S:** Power Enable Port 2 override This bit is OR'ed with the PWR_EN2 pin. Thus, if the polarity is set to active-high, either the PWR_EN2 pin or this bit must be '1' to enable the port power switch.
- bit 3-2 **DISCHG_TIME<1:0>:** Discharge time sets t_{DISCHARGE}. The discharge time value is the same for both ports.

00 = 100 ms 01 = 200 ms

10 = 300 ms 11 = 400 ms

```
bit 1-0 Unimplemented
```

R/W-0	U-0	R/W-0	R/W-0	U	R/W-0	U-1	U-0
ALERT1_MASK	—	DSCHG1	PWR_EN1S	—	EN_VBUS_DISCHG		
bit 7					· · · · · · · · · · · · · · · · · · ·		bit 0
Legend:							
R = Readable bit	R = Readable bit W = Writable bit		e bit	U = Unimplement	C = Cle Read	ar on	
-n = Value at POF	R	'1' = Bit is se	et	'0' = Bit is cleared	1	x = Bit i unknow	-

REGISTER 8-8: GENERAL CONFIGURATION 1 REGISTER (ADDRESS 12H)

bit 7 ALERT1_MASK: Mask errors for all interrupts in Register 8-4 except OV_LIM1 and TSD.

1 = The ALERT#1 pin will only assert if a OV LIM1 or TSD is detected

0 = The ALERT#1 pin will be asserted if an error condition or indicator event is detected

bit 6 Unimplemented

- bit 5 **DSCHG1:** Forces the V_{BUS1} to be reset and discharged when the UCS2114 is in the Active state and the EN_VBUS_DISCHG bit is logic '1'. Writing this bit to a logic '1' will cause the port power switch to be opened and the discharge circuitry to activate to discharge V_{BUS}. Actual discharge time is controlled by DISCHG_TIME<1:0>. This bit must be cleared by the SMBus host after the forced V_{BUS} discharge.
 - $1 = V_{BUS1}$ discharge initiated
 - 0 = Port 1 not in discharge
- bit 4 **PWR_EN1S:** Power Enable Port 1 override This bit is OR'ed with the PWR_EN1 pin. Thus, if the polarity is set to active-high, either the PWR_EN1 pin or this bit must be '1' to enable the port power switch.

bit 3 Unimplemented

bit 2 EN_VBUS_DISCHG: Enables V_{BUS} discharge circuitry.

If it is '0', it completely disables all the automatic V_{BUS} discharges from happening and allows only manual V_{BUS} discharges (the SMBus host must set and clear DISCHG_LOAD2 and DISCHG_LOAD1 bits from the Current Limit Behavior Registers 23h and 24h). Setting DSCHG2 and DSCHG1 bits from the General Configuration 2 and 1 registers 11h and 12h does not have any effect in this case (Note 1).

If it is '1', the V_{BUS} is discharged automatically as described in Section 6.4 "V_{BUS} Discharge". The V_{BUS} can be discharged manually by the SMBus host only by setting DSCHG2 and DSCHG1 bits from the General Configuration 2 and 1 registers 11h and 12h. Setting DISCHG_LOAD2 and DISCHG_LOAD1 bits from the Current Limit Behavior registers 23h and 24h doesn't have any effect in this case.

bit 1-0 Unimplemented

Note 1: When the automatic V_{BUS} discharges are disabled (EN_VBUS_DISCHG is '0'), the UCS2114 will not check that the V_{BUS} voltage is below the V_{TEST} level after the manual V_{BUS} discharges.

R/W-0	U-1	R/W-1	U-x	U-x	R/W-0	U-0	U-0
PIN_IGN	RESERVED	DIS_TO	—	—	BOOST	—	
bit 7							bit 0
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimplem	ented bit	C = Clear on	Read
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ired	x = Bit is unkı	nown
bit 7			N1 and PWR_	EN2 pin states	when determir	ning the power s	state. This bit
	is retained in S	•					
	1 = PWR_EN1						
				combination of PWR EN2S bi		1 and PWR_EN	l2 pins states
bit 6	Reserved: Do	not change	_	_			
bit 5	DIS_TO: Disab	ole Time Out - [Disables the SN	/Bus time out fe	eature.		
	1 = Time out d	lisabled					
	0 = Time out e	enabled					
bit 4-3	Unimplemente	ed					
bit 2	BOOST: Indica	ates that the I _{BL}	_{JS} current is hig	her than I _{BOOS}	T on V _{BUS1} or	V _{BUS2} (bit is O	R'ed).
	$1 = I_{BUS}$ has e	exceeded I _{BOO}	ST on either or	both ports			
	$0 = I_{BUS}$ is les						
bit 1-0	Unimplemente	ed: Read as '0'					

REGISTER 8-9: GENERAL CONFIGURATION 3 REGISTER (ADDRESS 13H)

8.4 Current Limit Register

The Current Limit register controls the I_{LIM} used by the port power switch. The default setting is based on the resistor on the COMM_ILIM pin and this value cannot be changed to be higher than hardware set value. The contents of this register are retained in Sleep.

REGISTER 8-10: CURRENT LIMIT REGISTER (ADDRESS 14H)

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	IL IL	ILIM_PORT1<2:0>			M_PORT2<2:)>
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-6 Unimplemented: Read as '0'

bit 5-3	ILIM_PORT1<2:0>: Sets the I _{LIM} value for Port 1
	000 = 0.53A
	001 = 0.96A
	010 = 1.07A
	011 = 1.28A
	100 = 1.6A
	101 = 2.13A
	110 = 2.67A
	111 = 3.2A
	111 - 0.27
bit 2-0	ILIM_PORT2<2:0>: Sets the I _{LIM} value for Port 2
bit 2-0	
bit 2-0	ILIM_PORT2<2:0>: Sets the I _{LIM} value for Port 2
bit 2-0	ILIM_PORT2<2:0>: Sets the I _{LIM} value for Port 2 000 = 0.53A
bit 2-0	ILIM_PORT2<2:0>: Sets the I _{LIM} value for Port 2 000 = 0.53A 001 = 0.96A
bit 2-0	ILIM_PORT2<2:0>: Sets the I _{LIM} value for Port 2 000 = 0.53A 001 = 0.96A 010 = 1.07A
bit 2-0	ILIM_PORT2<2:0>: Sets the I _{LIM} value for Port 2 000 = 0.53A 001 = 0.96A 010 = 1.07A 011 = 1.28A
bit 2-0	ILIM_PORT2<2:0>: Sets the I _{LIM} value for Port 2 000 = 0.53A 001 = 0.96A 010 = 1.07A 011 = 1.28A 100 = 1.6A

8.5 Auto-Recovery Register

The contents of this register are retained in Sleep.

The Auto-Recovery Configuration register sets the parameters used when the Auto-Recovery fault handling algorithm is invoked. Once the Auto-Recovery fault handling algorithm has checked the overtemperature and back-drive conditions, it will set the I_{LIM} value to I_{TEST} and then turn on the port power switch and start the t_{TST} timer. If, after the timer has expired, the V_{BUS} voltage is less than V_{TEST} , then it is assumed that a short-circuit condition is present and the Error state is restarted for Auto Recovery.

REGISTER 8-11: AUTO RECOVERY CONFIGURATION REGISTER (ADDRESS 15H)

R/W-0	R/W-0	R/W-1	R/W-0	R/W-1	R/W-0	R/W-1	R/W-0
LATCHS		TCYCLE<2:0>		TTST	<1:0>	VTST_S	SW<1:0>
bit 7	•			-			bit 0
Legend:	1. 1. 14		:1		4 1 - 14		
R = Readab		W = Writable b	DIT	U = Unimplem		D.1	
-n = Value a	TPOR	'1' = Bit is set		ʻ0' = Bit is clea	red	x = Bit is unk	nown
bit 7	LATCHS: Late	ch Set - Controls	the fault-hand	lling routine that	is used in the c	ase that an erro	or is detected
	1 = Error sta must be o	te will be latched cleared by the us	d. In order for ser.	the UCS2114 to	return to norr	nal Active state	
				when an error co			_
bit 6-4		Defines the de algorithm is star		after the Error sta below.	ate is entered	before the Auto	-Recovery
	000 = 15 ms						
	001 = 20 ms						
	010 = 25 ms 011 = 30 ms						
	100 = 35 ms						
	101 = 40 ms						
	110 = 45 ms						
	111 = 50 ms						
bit 3-2		Retry Duration tir	ner - Sets the	t _{TST} as shown b	below		
	00 = 10 ms						
	01 = 15 ms 10 = 20 ms						
	10 = 20 ms 11 = 25 ms						
bit 1-0	VTST_SW<1:0>: Short-circuit voltage threshold V _{TEST} that must be crossed during retries to declare						
	the short reme	oved					
	00 = 250 mV						
	01 = 500 mV						
	10 = 750 mV 11 = 1000 m\	1					
	11 – 1000 III	,					

8.6 Total Accumulated Charge Registers

The Total Accumulated Charge registers store the total accumulated charge delivered from the V_S source to a portable device. The bit weighting of the registers is given in mAh. The register value is reset to 00_00h only when the RATION_RST bit is set or if the RATION_EN bit is cleared. This value will be retained when the device transitions out of the Active state and resumes accumulation, if the device returns to the Active state and charge rationing is still enabled.

These registers are updated every one (1) second while the UCS2114 is in the Active power state. Every time the value is updated, it is compared against the target value in the Charge Rationing Threshold registers. This data is retained in the Sleep state.

REGISTER 8-12: PORT2 TOTAL ACCUMULATED CHARGE REGISTERS (ADDRESSES 16H, 17H, 18H AND 19H)

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			TAC	2<25:18>			
bit 31							bit 24
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			TAC	C2<17:10>			
bit 23							bit 16
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			TA	AC2<9:2>			
bit 15							bit 8
R-0	R-0	U-0	U-0	U-0	U-0	U-0	U-0
TAC2	<1:0>	—	_	_		_	
bit 7							bit 0
Legend:							
R = Readable bit V		W = Writable b	oit	U = Unimplem	ented bit		
-n = Value at POR		'1' = Bit is set		'0' = Bit is clea	red	x = Bit is unkn	own

bit 31-6 **TAC2<25:0>:** Total Accumulated Charge Port 2 - Each LSB of this 26-bit value equals 0.00367 mAh bit 5-0 **Unimplemented:** Read as '0'

REGISTER 8-13: PORT1 TOTAL ACCUMULATED CHARGE REGISTERS (ADDRESSES 1AH, 1BH, 1CH AND 1DH)

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			TAC	:1<25:18>			
bit 31							bit 24
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			TAC	:1<17:10>			
bit 23							bit 16
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			TA	C1<9:2>			
bit 15							bit 8
R-0	R-0	U-0	U-0	U-0	U-0	U-0	U-0
TAC1	<1:0>	—	_	_	—	—	_
bit 7							bit 0
Legend:							
R = Readable bit W = Writab		W = Writable I	oit	U = Unimplem	ented bit		
-n = Value at POR		'1' = Bit is set		'0' = Bit is clea	ired	x = Bit is unkn	own

bit 31-6 **TAC1<25:0>:** Total Accumulated Charge Port 1 - Each LSB of this 26-bit value equals 0.00367 mAh bit 5-0 **Unimplemented:** Read as '0'

8.7 Charge Rationing Threshold Registers

The Charge Rationing Threshold registers set the maximum allowed charge that will be delivered to a portable device. Every time the Total Accumulated Charge registers are updated, the value is checked against this limit. If the value meets or exceeds this limit, the RATION(1/2) bit is set and action taken according to the RATION_BEH1<1:0> and RATION_BEH2<1:0> bits.

REGISTER 8-14: PORT 2 CHARGE RATIONING THRESHOLD REGISTERS (ADDRESSES 1EH AND 1FH)

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
			C	T2<15:8>			
bit 15							bit 8
R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
			C	CT2<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit U = Unimplemented bit							
-n = Value at POR (1' = Bit is set				'0' = Bit is cleared x = Bit is unknow			ı

bit 15-0 CT2<15:0>: Charge Rationing Threshold Port 2 - Each LSB of this 16-bit value equals 3.76 mAh

REGISTER 8-15: PORT 1 CHARGE RATIONING THRESHOLD REGISTERS (ADDRESSES 20H AND 21H)

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1		
CT1<15:8>									
bit 15							bit 8		
R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1		
CT1<7:0>									

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 CT1<15:0>: Charge Rationing Threshold Port 1 - Each LSB of this 16-bit value equals 3.76 mAh

bit 7

bit 0

R/W-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-0	R/W-0	R/W-1
RTN_EN1	RTN_RST1	RTN_BE	H1<1:0>	RTN_EN2	RTN_RST2	RTN_B	EH2<1:0>
bit 7							bit 0
Legend:							
R = Readabl	e bit	W = Writable b	bit	U = Unimplem	nented bit		
-n = Value at POR		'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is un	known
bit 7 bit 6 bit 5-4	1 = Charge Ra 0 = Charge Ra 00_00h ar have alreathe charge RTN_RST1: P 1 = Total Accur RATION1 ALERT#1 0 = Normal op RTN_BEH1<1	ationing enable ationing disable ad current data ady reached the e rationing had ort 1 Ration Re umulated Charg status bit will pin will be relea peration. This bi	d ed. The Total A will no longer b e Charge Ratio been reset. Thi set - Resets th ge registers ar be cleared ar ased. t must be clear havior Control b	nables Charge F ccumulated Cha be accumulated. ning threshold, t s will also clear e charge rationir e reset to 00_0 d, if there are red to enable cha its - Controls how Table 6-2).	arge registers for If the Total Accor- he applied resp the RATION1 s ng functionality 10h. In addition no other errors arge rationing	or Port 1 will umulated Cha onse will be tatus bit (if se for Port 1. , when this t s or active ir	arge registers removed as if et). bit is set, the ndicators, the
bit 3	01 = Report ar 10 = Disconne 11 = Ignore RTN_EN2: Ch 1 = Charge Ra 0 = Charge Ra	ct and SLEEP arge Ration En ationing enable ationing disable	d ed. The Total A	nables Charge F	arge registers fo	or Port 2 will	
bit 2	 00_00h and current data will no longer be accumulated. If the Total Accumulated Charge regist have already reached the Charge Rationing threshold, the applied response will be removed a the charge rationing had been reset. This will also clear the RATION2 status bit (if set). RTN_RST2: Port 2 Ration Reset - Resets the charge rationing functionality for Port 2. 1 = Total Accumulated Charge registers are reset to 00_00h. In addition, when this bit is set, RATION2 status bit will be cleared and, if there are no other errors or active indicators, ALERT#2 pin will be released. 0 = Normal operation. This bit must be cleared to enable charge rationing. 						
bit 1-0		been exceeded nd Disconnect		its - Controls hov Table 6-2).	w the UCS2114	responds wh	en the Ration

REGISTER 8-16: RATION CONFIGURATION REGISTER (ADDRESS 22H)

8.8 Current Limit Behavior Registers

The Current Limit Behavior register stores the values used by the applied current limiting mode (Trip or CC). The contents of this register are not retained in Sleep.

REGISTER 8-17: PORT 2 CURRENT LIMIT BEHAVIOR REGISTER (ADDRESS 23H)

R/W-1	R/W-0	R/W-0	R/W-1	R/W-0	R/W-1	R/W-1	R/W-0
SEL_VBUS2_M	/IN<1:0>	DISCHG_LOAD2	SEL	_R2_IMIN2<2	::0>	Reserved	Reserved
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-6 SEL_VBUS2_MIN<1:0>: Define the V_{BUS_MIN} voltage for Port 2 as follows:

00 = 1.50V	
01 = 1.75V	
10 = 2.0V	
11 = 2.25V	

bit 5 **DISCHG_LOAD2**: Connects the internal 100Ω load to discharge V_{BUS2} (Note 1). The SMBus host must set this bit to discharge V_{BUS2} if the EN_VBUS_DISCHG bit from the General Configuration 1 register (address 12h) is '0'. This functionality doesn't use any timer. The discharge time is controlled by the SMBus host, which must clear this bit when its internal timer expires. The difference from DSCHG2 bit from the General Configuration 2 register (address 11h) is that, when that bit is set, the discharge time is controlled by the UCS2114 internal timer.

The state of this bit is ignored when the EN_VBUS_DISCHG bit from the General Configuration 1 register (address 12h) is '1'.

bit 4-2 SEL_R2_IMIN2<2:0>: Defines the I_{BUS R2MIN} current

- 000 = 100 mA 001 = 530 mA 010 = 960 mA 011 = 1280 mA
- 100 **= 1600 mA**
- 101 **= 2130 mA**
- bit 1-0 **Reserved:** Do not change
- **Note 1:** If the corresponding power switch is still turned on (PWR_EN2 control is active) while DISCHG_LOAD2 bit is set, the internal 100Ω load will be connected in parallel with the load on the V_{BUS2} pins.

R/W-1	R/W-0	R/W-0	R/W-1	R/W-0	R/W-1	R/W-1	R/W-0
SEL_VB	US1_MIN<1:0>	DISCHG_LOAD1	SEI	R2_IMIN1<2	2:0>	Reserved	Reserved
bit 7		· ·					bit 0
Legend:							
R = Reada	ble bit	W = Writable bit		U = Unimpler	mented bit		
-n = Value	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is un	known
	00 = 1.50V 01 = 1.75V 10 = 2.0V 11 = 2.25V						
bit 5	set this bit to o (address 12h) SMBus host, w from the Gene is controlled b	AD1 : Connects the inte discharge V _{BUS1} if the) is '0'. This functionality which must clear this be ral Configuration 1 re by the UCS2114 interna- his bit is ignored when less 12h) is '1'	EN_VBUS_ ty doesn't us bit when its in gister (addre al timer.	DISCHG bit fro e any timer. Th nternal timer ex ss 12h) is that	om the Gene ne discharge opires. The d , when that b	ral Configuration time is control ifference from it is set, the dis	on 1 register led by the DSCHG1 bit scharge time
bit 4-2	0 (V1<2:0>: Defines the I A A A A MA MA	BUS_R2MIN C	urrent			
bit 1-0	Reserved: Do						
		ing nower switch is stil	l turned on /l		trol is active)	while DISCH(

REGISTER 8-18: PORT 1 CURRENT LIMIT BEHAVIOR REGISTER (ADDRESS 24H)

Note 1: If the corresponding power switch is still turned on (PWR_EN1 control is active) while DISCHG_LOAD1 bit is set, the internal 100 Ω load will be connected in parallel with the load on the V_{BUS1} pins.

8.9 **Product ID Register**

The Product ID register stores a unique 8-bit value that identifies the UCS device family.

REGISTER 8-19: PRODUCT ID REGISTER (ADDRESS FDH)

R-1	R-1	R-1	R-0	R-0	R-0	R-1 F	R-1
			PID<	7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable bit		U = Unimplem	ented bit		
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			

bit 7-0 PID<7:0>: Product ID for the UCS2114

8.10 Manufacture ID Register

The Manufacturer ID register stores a unique 8-bit value that identifies Microchip Technology Inc.

REGISTER 8-20: MANUFACTURER ID REGISTER (ADDRESS FEH)

R-0	R-1	R-0	R-1	R-1	R-1	R-0	R-1	
MID<7:0>								
bit 7							bit 0	

l egend.

Legena:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 MID<7:0>: Manufacturer ID for Microchip

8.11 Revision Register

The Revision register stores an 8-bit value that represents the part revision.

REGISTER 8-21: REVISION REGISTER (ADDRESS FFH)

R-1	R-0	R-0	R-0	R-0	R-0	R-0	R-1	
REV<7:0>								
bit 7							bit 0	

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown


bit 7-0 REV<7:0>: Part Revision


UCS2114

9.0 PACKAGING INFORMATION

9.1 Package Marking Information


3 x 3 mm VQFN, 20-lead






Legend:	XXX Y YY WW NNN @3 *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC [®] designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator ((e)) can be found on the outer packaging for this package.
	be carrie	nt the full Microchip part number cannot be marked on one line, it will d over to the next line, thus limiting the number of available s for customer-specific information.

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-421 Rev C Sheet 1 of 2

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS			
Dimensio	n Limits	MIN	NOM	MAX	
Number of Terminals	Ν		20		
Pitch	е		0.50 BSC		
Overall Height	Α	0.80	0.85	0.90	
Standoff	A1	0.00	0.02	0.05	
Terminal Thickness	A3	0.203 REF			
Overall Length	D	3.00 BSC			
Overall Width	E		3.00 BSC		
Terminal Length	L	0.25	0.30	0.35	
Terminal Length	L2	0.58	0.63	0.68	
Terminal Length	L3	0.33	0.38	0.43	
Terminal Length	L4	0.41	0.46	0.51	
Terminal Length	L5	0.16	0.21	0.26	
Terminal Width	b	0.20	0.25	0.30	

Notes:


- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated
- 3. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-421 Rev C Sheet 2 of 2

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-2421 Rev C Sheet 1 of 2

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

	MILLIMETERS			
Dimension	Limits	MIN	NOM	MAX
Contact Pitch	E		0.50 BSC	
Contact Pad Spacing	C1		2.90	
Contact Pad Spacing	C2		2.90	
Contact Pad Width (X20)	X1			0.25
Contact Pad Length (X19)	Y1			0.50
Chamfer (X8)	СН		0.10	
Contact Pad to Center Pad (X10)	G1	0.20		
Thermal Via Pad Width	X2			2.00
Thermal Via Pad Length	Y2			1.13
Thermal Via Diameter (X6)	V		0.35	
Thermal Via Pitch	EV		0.60	
Solder Stencil Opening Spacing	C3		2.85	
Solder Stencil Opening Spacing	C4		2.85	
Solder Stencil Opening	X3			0.25
Solder Stencil Opening	Y3			0.45

RECOMMENDED LAND PATTERN & SOLDER STENCIL OPENING

Notes:

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

2. For best soldering results, thermal vias, if used, should be filled to avoid solder loss during reflow process

Microchip Technology Drawing C04-2421 Rev C Sheet 2 of 2

^{1.} Dimensioning and tolerancing per ASME Y14.5M

APPENDIX A: REVISION HISTORY

Revision B (January 2022)

- Added automotive qualification to Features.
- Updated document layout.
- Minor corrections.
- Updated Product Identification System to include automotive information and example.

Revision A (June 2017)

• Original Release of this Document.

UCS2114

NOTES:

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

<u>PART NO. [T]</u> (1)	<u>-×</u>	۲ <u>×</u> ۱	<u>-×</u>	<u>/xx</u>	<u>xxx</u>	Ex	ample	s:		
Device Tape and Reel	d Version	V _{BUS} Discharge	Temp. Range	Package	Qualificatio	on a)	UCS	2114-1-V/LX:	Tube or Tray, SMBus Address 57h, Various Temperature, 20LD 3x3 VQFN Package	
Device: Tape and Reel Option:	UCS2114: <blank> T</blank>	itor	packaging	wer Switch ar g (tube or tray	ld Current Mon	- b)	UCS	2114-1A-V/LX:	Tube or Tray, SMBus Address 57h, Automatic V _{BUS} discharge enabled by default, Various Temperature, 20LD 3x3 VQFN Package	
Version:	1	= SMBus ac	ldress 57ł	n		c)	UCS	2114T-1-V/LX:	Tape and Reel, SMBus Address 57h, Various Temperature, 20LD 3x3 VQFN Package	
Automatic V _{BUS} Discharge:	<blank> A</blank>	= Automatic V _{BUS} discharge NOT enabled by default = Automatic V _{BUS} discharge enabled by default				d)	SMBus Address 57h, Various Temperature, 20LD 3x3 VQFN Package,			
Temperature Range:	V	= -40°C to -	+105°C (V	⁄arious)					Automotive Qualified	
Package:	LX	= Very Thin Plastic Quad Flat, No Lead Package - 3x3x0.9 mm (VQFN), 20LD fi						Tape and Reel identifier only appears in the catalog part number description. This identi- fier is used for ordering purposes and is not printed on the device package. Check with		
Qualification:	<blank> VAO</blank>	= Standard = Automotiv		100 Qualified			your Microchip Sales Office for package availability with the Tape and Reel option.			

UCS2114

NOTES:

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not
 mean that we are guaranteeing the product is "unbreakable". Code protection is constantly evolving. Microchip is committed to
 continuously improving the code protection features of our products.

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at https:// www.microchip.com/en-us/support/design-help/client-supportservices.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WAR-RANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDI-RECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSE-QUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, TrueTime, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, GridTime, IdealBridge, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, NVM Express, NVMe, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQI, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, Symmcom, and Trusted Time are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

 $\ensuremath{\textcircled{\sc 0}}$ 2017-2022, Microchip Technology Incorporated and its subsidiaries.

All Rights Reserved.

ISBN: 978-1-5224-9668-7

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270

Canada - Toronto Tel: 905-695-1980 Fax: 905-695-2078

ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

China - Beijing Tel: 86-10-8569-7000 China - Chengdu

Tel: 86-28-8665-5511 China - Chongqing Tel: 86-23-8980-9588

China - Dongguan Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

China - Shanghai Tel: 86-21-3326-8000

China - Shenyang Tel: 86-24-2334-2829

China - Shenzhen Tel: 86-755-8864-2200

China - Suzhou Tel: 86-186-6233-1526

China - Wuhan Tel: 86-27-5980-5300

China - Xian Tel: 86-29-8833-7252

China - Xiamen Tel: 86-592-2388138 China - Zhuhai

Tel: 86-756-3210040

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631 India - Pune

Tel: 91-20-4121-0141 Japan - Osaka

Tel: 81-6-6152-7160 Japan - Tokyo

Tel: 81-3-6880- 3770 Korea - Daegu

Tel: 82-53-744-4301 Korea - Seoul

Tel: 82-2-554-7200

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

Singapore Tel: 65-6334-8870

Taiwan - Hsin Chu

Tel: 886-3-577-8366 Taiwan - Kaohsiung Tel: 886-7-213-7830

Taiwan - Taipei Tel: 886-2-2508-8600

Thailand - Bangkok Tel: 66-2-694-1351

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100

Tel: 31-416-690399 Fax: 31-416-690340

EUROPE

Austria - Wels

Tel: 43-7242-2244-39

Tel: 45-4485-5910

Fax: 45-4485-2829

Tel: 358-9-4520-820

Tel: 33-1-69-53-63-20

Fax: 33-1-69-30-90-79

Germany - Garching

Tel: 49-2129-3766400

Germany - Heilbronn

Germany - Karlsruhe

Tel: 49-7131-72400

Tel: 49-721-625370

Germany - Munich

Tel: 49-89-627-144-0

Fax: 49-89-627-144-44

Germany - Rosenheim

Tel: 49-8031-354-560

Israel - Ra'anana

Italy - Milan

Italy - Padova

Tel: 972-9-744-7705

Tel: 39-0331-742611

Fax: 39-0331-466781

Tel: 39-049-7625286

Netherlands - Drunen

Tel: 49-8931-9700

Germany - Haan

Finland - Espoo

France - Paris

Fax: 43-7242-2244-393

Denmark - Copenhagen

Norway - Trondheim Tel: 47-7288-4388

Poland - Warsaw Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Gothenberg Tel: 46-31-704-60-40

Sweden - Stockholm Tel: 46-8-5090-4654

UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820