

Product Change Notification / SYST-22ETPM635

Date:

24-Mar-2021

Product Category:

32-bit Microcontrollers

PCN Type:

Document Change

Notification Subject:

ERRATA - SAM D20 Family Silicon Errata

Affected CPNs:

SYST-22ETPM635_Affected_CPN_03242021.pdf SYST-22ETPM635_Affected_CPN_03242021.csv

Notification Text:

SYST-22ETPM635

Microchip has released a new Product Documents for the SAM D20 Family Silicon Errata of devices. If you are using one of these devices please read the document located at SAM D20 Family Silicon Errata.

Notification Status: Final

Description of Change: Added a new Errata: 1.5.21 Potential lockup on standby entry Updated the Data Sheet Revision letter.

Updated the Data Sheet Clarifications section with the following clarifications:

- 2.4 WDT Window Default Value in NVM User Row
- GCLK GENDIV Register Properties
- SYSCTRL XOSC.AMPGC Bit Field Description
- SYSCTRL XOSC.GAIN Bit Field Description
- 2.5 NVMCTRL LOCK register
- 2.6 ADC Wake-up Interrupts
- 2.8 DAC Maximum Input Clock Frequency for SAM D20 at 85° and 105°
- 2.7 DAC Chapter Updates
- 2.11 Junction Temperature for SAM D20 at 105°C
- 2.12 Moisture Sensitivity Level
- 2.13 Power Supply Schematic

Impacts to Data Sheet: None

Reason for Change: To Improve Productivity

Change Implementation Status: Complete

Date Document Changes Effective: 24 Mar 2021

NOTE: Please be advised that this is a change to the document only the product has not been changed.

Markings to Distinguish Revised from Unrevised Devices: N/A

Attachments:

SAM D20 Family Silicon Errata

Please contact your local Microchip sales office with questions or concerns regarding this notification.

Terms and Conditions:

If you wish to <u>receive Microchip PCNs via email</u> please register for our PCN email service at our <u>PCN</u> home page select register then fill in the required fields. You will find instructions about registering for Microchips PCN email service in the <u>PCN FAQ</u> section.

If you wish to <u>change your PCN profile, including opt out,</u> please go to the <u>PCN home page</u> select login and sign into your myMicrochip account. Select a profile option from the left navigation bar and make the applicable selections.

SAM D20 Family

SAM D20 Family Silicon Errata and Data Sheet Clarification

SAM D20 Family

The SAM D20 family of devices that you have received conform functionally to the current Device Data Sheet (DS60001504E), except for the anomalies described in this document.

The silicon issues discussed in the following pages are for silicon revisions with the Device and Revision IDs listed in Table 1 and Table 2.

The errata described in this document will be addressed in future revisions of the SAM D20 family silicon.

Note: This document summarizes all silicon errata issues from all revisions of silicon, previous as well as current.

Data Sheet clarifications and corrections (if applicable) are located in 2. Data Sheet Clarifications, following the discussion of silicon issues.

Table 1. SAM D20 Family Silicon Device Identification (Device Variant A)

Part Number Device ID (DID[31:0])			Revision (DID.Revision[3:0])						
Fait Nullibei	טופאוכפ (ביסונים) טוי	B(1)	С	D	E	G			
ATSAMD20J16A	0x10001x02								
ATSAMD20J15A	0x10001x03								
ATSAMD20J14A	0x10001x04								
ATSAMD20G16A	0x10001x07								
ATSAMD20G15A	0x10001x08								
ATSAMD20G14A	0x10001x09								
ATSAMD20E16A	0x10001x0C			0x3	0x4				
ATSAMD20E15A	0x10001x0D								
ATSAMD20E14A	0x10001x0E	0x1	0x2			N/A			
ATSAMD20J18A	0x10001x00								
ATSAMD20J17A	0x10001x01								
ATSAMD20G18A	0x10001x05								
ATSAMD20G17A	0x10001x06								
ATSAMD20E18A	0x10001x0A								
ATSAMD20E17A	0x10001x0B								
ATSAMD20G18A-U	0x10001x10								
ATSAMD20G17A-U	0x10001x11								

Note:

1. Revision B and C parts contain die number '0' (that is, for revision B and C, DID.DIE[3:0] = 0).

Table 2. SAM D20 Family Silicon Device Identification (Device Variant B)

Part Number	Device ID (DID[31:0])		Revision (DID.Revision[3:0])						
r ai t i vuilibei	Device in (Did[31.0])	В	С	D	E	G			
ATSAMD20E14B	0x10001x0E								
ATSAMD20E15B	0x10001x0D			N/A	N/A				
ATSAMD20E16B	0x10001x0C								
ATSAMD20G14B	0x10001x09								
ATSAMD20G15B	0x10001x08								
ATSAMD20G16B	0x10001x07	N/A	N/A			0x6			
ATSAMD20J14B	0x10001x04								
ATSAMD20J15B	0x10001x03								
ATSAMD20J16B	0x10001x02								
ATSAMD20E15B-U	0x10001x10								
ATSAMD20E16B-U	0x10001x0F								

Note: Refer to the "Device Service Unit" chapter in the current device data sheet (DS60001504E) for a detailed information on Device Identification and Revision IDs for your specific device.

Silicon Errata Summary

Module Feature		Errata	Summary		Affected Silicon Revisions						
		Number		В	С	D	E	G			
XOSC32K	Amplitude Control	1.1.1	The automatic amplitude control of the XOSC32K does not work.	Х	х	Х	х	Х			
DFLL48M	DFLL Clock	1.2.1	The DFLL clock must be requested before being configured otherwise a write access to a DFLL register can freeze the device.		х	Х	Х	х			
DFLL48M	Calibration Bits	1.2.2	Changing the DFLLVAL.FINE calibration bits of the DFLL48M Digital Frequency Locked Loop might result in a short output frequency overshoot.		х						
DFLL48M	Firmware Writes	1.2.3	f the firmware writes to the DFLLMUL.MUL register in the same cycle as the Closed- Loop mode tries to update it, the fine calibration will first be reset to midpoint and then incremented/decremented by the Closed-Loop mode.		Х						
DFLL48M	Locking Sequence	1.2.4	If the DFLL48M reaches the maximum or minimum COARSE or FINE calibration values during the locking sequence, an out of bounds interrupt will be generated.		х	х	Х	х			
ADC	ADC Samples	1.3.1	The automatic right shift of the result when accumulating/averaging ADC samples does not work.	Х	Х						
ADC	Bus Clock Frequency	1.3.2	When the ADC bus clock frequency (CLK_ADC_APB) is smaller than the ADC asynchronous clock frequency (GCLK_ADC), issuing an ADC SWRST (ADC.CTRLA.SWRST) will lock up the ADC with the SYNCBUSY(ADC.STATUS.SYNCBUSY) flag always set.	х	х						
BOD	BOD33 HYST Bit	1.4.1	The BOD33 HYST bit is not updated from NVM user row at power on. The reset value of this bit is zero.	х	х						
BOD	BOD12 HYST Bit	1.4.2	The BOD12 HYST bit is not updated from NVM user row at power on. The reset value of this bit is zero.	х	х						
Device	Maximum Toggle Frequency	1.5.1	Maximum toggle frequency on all pins in worst case operating condition is 8 MHz.	х	Х						

conti	nued									
		Errata		Affected Silicon Revisions						
Module	Feature	Number	Summary	В	С	D	E	G		
Device	APB Clock	1.5.2	If APB clock is stopped and GCLK clock is running, APB read access to read- synchronized registers will freeze the system.	х	х	х	х	х		
Device	VDDIN	1.5.3	When VDDIN is lower than the POR threshold during power rise or fall, an internal pull-up resistor is enabled on pins with PTC functionality (see PORT Function Multiplexing).		х	х				
Device	Missing Bit Groups	1.5.4	The DFLLVAL.COARSE, DFLLVAL.FINE, DFLLMUL.CSTEP and DFLLMUL.FSTEP bit groups are not correctly located in the register map.	Х	х					
Device	Standby Mode	1.5.5	With default bit and register settings, the device does not work as specified in Standby mode if load current exceeds100 μA.	х	х					
Device	Temperature Sensor	1.5.6	The temperature sensor is not accurate.	Х	Х					
Device	External XOSC32K State	1.5.7	If the external XOSC32K is broken, neither the external pin RST nor the GCLK software reset can reset the GCLK generators using XOSC32K as source clock.	х	х	Х	Х	Х		
Device	Voltage Regulator	1.5.8	The voltage regulator in Low-Power mode is not functional at temperature above 85°C.			х	Х			
Device	Standby Sleep Mode	1.5.9	Digital pin outputs from Timer/Counters, AC (Analog Comparator), GCLK (Generic Clock Controller), and SERCOM (I ² C and SPI) do not change values during Standby Sleep mode.			х				
Device	PORT Output Driver Strength Feature	1.5.10	The PORT output driver strength feature is not available.		х					
Device	Clock Failure Detection	1.5.11	After a clock failure detection (INTFLAG.CFD = 1), if INTFLAG.CFD is cleared while the clock is still broken, the system is stuck.		х	Х	Х	х		
Device	Clock Failure Detection for External OSC	1.5.12	Clock Failure detection for external OSC does not work in Standby mode.	х	х	х	х	х		
Device	Digital Output Control in Standby Sleep Mode	1.5.13	Do not enable Timers/Counters, AC (Analog Comparator), GCLK (Generic Clock Controller), and SERCOM (I ² C and SPI) to control Digital outputs in Standby Sleep mode.	х	х					
Device	Invalid DFLL Calibration Values	1.5.14	The values stored in the NVM software calibration area for the DFLL calibration are not valid.	Х	х					
Device	Sleep Modes	1.5.15	In Standby, Idle1 and Idle2 Sleep modes, the device might not wake up from sleep.	Х	Х	Х				
Device	Single-Shot mode at 105°C	1.5.16	In Single-Shot mode and at 105°C and above, the ADC conversions have linearity errors.			х	Х	х		
Device	I ² C Slave Mode	1.5.17	In I ² C Slave mode, writing the CTRLB register when in the AMATCH or DRDY interrupt service routines can cause the state machine to reset.			Х	Х			
Device	NVM User Row Mapping	1.5.18	In the table "NVM User Row Mapping", bits 40 and 41 default values on silicon are not as specified in the device data sheet.			х	Х	х		
Device	WDT Window Bits	1.5.19	In the table "NVM User Row Mapping", the WDT Window bit field default value on silicon is not as specified in the device data sheet.		х	Х	Х	х		
Device	Incorrect SYSTICK Calibration Value	1.5.20	The SYSTICK calibration value is incorrect.	Х	х	Х	Х	х		
Device	Standby Entry	1.5.21	Potential device lockup upon standby entry when SYSTICK interrupt is enabled, all revisions are impacted.		Х	Х	Х	Х		

conti	continued Errata						Affected Silicon Revisions					
Module	Feature	Number	Summary	В	С	evisioi D	ns E	G				
DSU	Debugging	1.6.1	If a debugger has issued a DSU Cold-Plugging procedure and then released the CPU from the resulting "CPU Reset Extension", the CPU will be held in "CPU Reset Extension" after any upcoming reset event.	х	х	х						
DSU	Non-functional MBIST "Pause-on- Error" Feature	1.6.2	The MBIST "Pause-on-Error" feature is not functional on this device.	х	х	х	х	х				
DAC	Standby Sleep Mode	1.7.1	When DAC.CTRLA.RUNSTDBY = 0 and DATABUF is written (not empty), if the device goes to Standby Sleep mode before a Start Conversion event, DAC.INTFLAG.EMPTY will be set after exit from Sleep mode.	x	х	х	х	х				
EIC	Edge Configuration	1.8.1	When the EIC is configured to generate an interrupt on a low level or rising edge or both edges (CONFIGn.SENSEx) with the filter enabled (CONFIGn.FILTENx), a spurious flag might appear for the dedicated pin on the INTFLAG.EXTINT[x] register as soon as the EIC is enabled using the CTRLA ENABLE bit.		х	х	х	Х				
EVSYS	Channel Generator Change	1.9.1	Changing the selected generator of a channel can trigger a spurious interrupt/event.	Х	х							
EVSYS	Overrun Condition	1.9.2	Using synchronous or resynchronized paths, some channels (0,3,6,7) detect an overrun on every event even if no overrun condition is present.		Х							
GCLK	GCLK Lock State	1.10.1	When a GCLK is locked and the generator used by the locked GCLK is not GCLK generator 1, issuing a GCLK software reset will lock up the GCLK with the SYNCBUSY flag always set.		х							
GCLK	Division Factor	1.10.2	The GCLK Generator clock is stuck when disabling the generator and changing the division factor from '1' to a different value while the GCLK generator is set as output.		Х							
GCLK	Division Factor	1.10.3	When the GCLK generator is enabled (GENCTRL.GENEN = 1), set as output (GENCTRL.OE = 1) and use a division factor of one (GENDIV.DIV = 1 or 0 and GENCTRL.DIVSEL= 0), the GCLK_IO might not be set to the configured GENCTRL.OOV value after disabling the GCLK generator (GENCTRL.GENEN=0).	х	х							
PORT	PORT Read and Write	1.11.1	PORT read/write attempts on non-implemented registers, do not generate a PAC protection error.	Х	х	х	Х	Х				
NVMCTRL	Erase or Write	1.12.1	When NVMCTRL issues either erase or write commands and the NVMCTRL cache is not in LOW_POWER mode, CPU hardfault exception may occur.	Х	х							
NVMCTRL	Cache Read Mode	1.12.2	When Cache Read mode is set to deterministic (READMODE = 2), setting CACHEDIS=1 does not lead to 0 wait states on Flash access.	Х	Х							
NVMCTRL	EEPROM Emulation Area Configuration	1.12.3	When the device is secured and EEPROM emulation area configured to none, the CRC32 is not executed on the entire Flash area but up to the on-chip Flash size minus half a row.	х	х	х						
NVMCTRL	Default MANW Value	1.12.4	Default value of MANW in NVM.CTRLB is '0'.	Х	Х	Х	Х	Х				
NVMCTRL	High Leakage Current	1.12.5	When external reset is active, it causes a high-leakage current on VDDIO.		Х	Х	Х	Х				
PTC	Gain Settings	1.13.1	Some gain settings for the PTC in Self-Capacitance mode do not work.	Х								
PTC	WCOMP Interrupt Flag	1.13.2	WCOMP interrupt flag is not stable.	Х	Х	Х						
PM	SysTick Timer	1.14.1	The SysTick timer does not generate a wake up signal to the Power Manager, and therefore cannot be used to wake up the CPU from Sleep mode.	Х	Х							

conti	continued										
Module	Feature Errata Number	Summary	Affected Silicon Revisions								
		Number		В	С	D	E	G			
РМ	Watchdog Reset During Debug Mode	1.14.2	In Debug mode, if a Watchdog Reset occurs, the debug session is lost.	х	х	х					
SERCOM	SPI BUFOVF Bit	1.15.1	The SERCOM SPI BUFOVF status bit is not set until the next character is received after a buffer overflow, instead of directly after the overflow has occurred.	х	х						
SERCOM	BUFOVF Flag	1.15.2	When the SERCOM is in Slave SPI mode, the BUFOVF flag is not automatically cleared when CTRLB.RXEN is set to zero.	х	х						
SERCOM	SPI CTRLA Register	1.15.3	The SERCOM SPI CTRLA register bit 17 (DOPO Bit 1) will always be zero, and cannot be changed.	Х	Х						
SERCOM	TWI Master Mode	1.15.4	In TWI master mode, an ongoing transaction should be stalled immediately when DBGCTRL.DBGSTOP is set and the CPU enters Debug mode.	х	х	х	Х				
тс	Spurious Events	1.16.1	Spurious TC overflow and Match/Capture events may occur.	Х	Х	Х					
TC	TC3	1.16.2	When enabled, the TC3 may not start automatically.				Х				

Table of Contents

SAN	/I D20	Family	1
	1.	Silicon Errata Summary.	2
1.	SAM [D20 Errata Issues	8
	1.1.	32.768 kHz Crystal Oscillator (XOSC32K)	8
	1.2.	48 MHz Digital Frequency-Locked Loop (DFLL48M)	
	1.3.	Analog-to-Digital Converter (ADC)	
	1.4.	Brown-out Detection (BOD)	
	1.5.	Device	
	1.6.	Device Service Unit (DSU)	16
	1.7.	Digital-to-Analog Converter (DAC)	17
	1.8.	External Interrupt Controller (EIC)	17
	1.9.	Event System (EVSYS)	18
	1.10.	General Clock (GCLK)	18
	1.11.	I/O Pin Controller (PORT)	19
	1.12.	Non-Volatile Memory Controller (NVMCTRL)	19
	1.13.	Peripheral Touch Controller (PTC)	21
	1.14.	Power Manager (PM)	21
	1.15.	Serial Communication Interface (SERCOM)	22
	1.16.	Timer/Counter (TC).	23
2.	Data S	Sheet Clarifications	24
	2.1.	GCLK GENDIV Register Properties	24
	2.2.	SYSCTRL XOSC.AMPGC Bit Field Description	
	2.3.	SYSCTRL XOSC GAIN Bit Field Description	24
	2.4.	WDT Window Default Value in NVM User Row	24
	2.5.	NVMCTRL LOCK register	24
	2.6.	ADC Wake-up Interrupts	24
	2.7.	DAC Chapter Updates	24
	2.8.	DAC Maximum Input Clock Frequency for SAM D20 at 85° and 105°	25
	2.9.	DAC Electrical Characteristics Updates for SAM D20 at 85°C and 105°C	25
	2.10.	ADC Electrical Characteristics Updates for SAM D20 at 85°C and 105°C	25
	2.11.	Junction Temperature for SAM D20 at 105°C	25
	2.12.	Moisture Sensitivity Level	25
	2.13.	Power Supply Schematic	25
3.	Apper	ndix A: Revision History	26
The	Micro	chip Web Site	27
Cus	tomer	Change Notification Service	27
		Support	
		Devices Code Protection Feature	
Leg	al Noti	ce	28
Trac	demark	s	28

SAM D20 Family

Quality Management System Certified by DNV	. 28
Norldwide Sales and Service	29

1. SAM D20 Errata Issues

The device variant (last letter of the ordering number) is independent of the die revision (DSU.DID.REVISION): The device variant denotes functional differences, whereas the die revision marks evolution of the die.

1.1 32.768 kHz Crystal Oscillator (XOSC32K)

1.1.1 Amplitude Control

The automatic amplitude control of the XOSC32K does not work.

Workaround

Use the XOSC32K with Automatic Amplitude control disabled (XOSC32K.AAMPEN = 0).

Affected Silicon Revisions

В	С	D	E	G	
Χ	X	X	X	X	

1.2 48 MHz Digital Frequency-Locked Loop (DFLL48M)

1.2.1 DFLL Clock

The DFLL clock must be requested before being configured otherwise a write access to a DFLL register can freeze the device.

Workaround

Write a zero to the DFLL ONDEMAND bit in the DFLLCTRL register before configuring the DFLL module.

Affected Silicon Revisions

В	С	D	E	G	
X	X	X	X	Χ	

1.2.2 Calibration Bits

Changing the DFLLVAL.FINE calibration bits of the DFLL48M Digital Frequency Locked Loop might result in a short output frequency overshoot. This might occur both in Open Loop mode while writing DFLLVAL.FINE by software and Closed Loop mode when the DFLL adjusts its output frequency.

Workaround

When using DFLL48M in Open Loop mode, ensure that DFLL48M is not used by any other module while DFLLVAL.FINE is written.

When using DFLL48M in Closed Loop mode, ensure that DFLLCTRL.STABLE is written to '1'. The DFLL clock should not be used by any modules until the DFLL locks are set.

If the application requires On-the-Fly DFLL calibration (temperature/VCC drift compensation), the firmware should perform either periodically or when the DFLL48M frequency differ too much from the target frequency (indicated by DFLLVAL.DIFF), the following:

- Switch system clock/module clocks to different clock than DFLL48M
- Reinitiate a DFLL48M closed loop lock sequence by disabling and re-enabling the DFLL48M

- · Wait for fine lock (PCLKSR.DFLLLCKF set to 1)
- · Switch back system clock/module clocks to the DFLL48M

Better accuracy is achieved using a high multiplier for the DFLL48M, using a scaled down or slow clock as reference. A multiplier of 6 will have a theoretical worst case frequency deviation from the reference clock of +/- 8.33%. A multiplier of 500 will have a theoretical worst case frequency deviation from the reference clock of +/- 0.1%.

Affected Silicon Revisions

В	С	D	E	G	
X	X				

1.2.3 Firmware Writes

If the firmware writes to the DFLLMUL.MUL register in the same cycle as the Closed Loop mode tries to update it, the fine calibration will first be reset to midpoint and then incremented/decremented by the Closed Loop mode. The coarse calibration will be performed with the updated fine value. If this happens before the dfll have gotten a lock, the new fine calibration value can be between 128-DFLLMUL.FSTEP and 128+DFLLMUL.FSTEP, which could give smaller calibration range for the fine calibration.

Workaround

Always wait until the DFLL48M has locked before writing the DFLLMUL.MUL register.

Affected Silicon Revisions

В	С	D	E	G	
Χ	X				

1.2.4 Locking Sequence

If the DFLL48M reaches the maximum or minimum COARSE or FINE calibration values during the locking sequence, an out of bounds interrupt will be generated. These interrupts will be generated even if the final calibration values at DFLL48M lock are not at maximum or minimum, and therefore might be false out-of-bounds interrupts.

Workaround

Ensure that the lockbits, DFLLLCKC and DFLLLCKF, in the SYSCTRL Interrupt Flag Status and Clear register (INTFLAG) are set before enabling the DFLLOOB interrupt.

Affected Silicon Revisions

В	С	D	E	G	
X	Χ	Χ	X	Χ	

1.3 Analog-to-Digital Converter (ADC)

1.3.1 ADC Samples

The automatic right shift of the result when accumulating/averaging ADC samples does not work.

Workaround

To accumulate or average more than 16 samples, users must add the number of automatic right shifts to AVGCTRL.ADJRES to perform the correct number of right shifts. For example, for averaging 128 samples, AVGCTRL.ADJRES must be written to 7 instead of 4, as the automatic right shift of 3 is not done. For oversampling to 16 bits resolution, AVGCTRL.ADJRES must be written to 4 instead of 0 as the automatic right shift of 4 is not done.

The maximum number of right shifts that can be done using ADJRES is 7. This means that when averaging more than 128 samples, the result will be more than 12 bits, and the additional right shifts to get the result down to 12 bits must be done by firmware.

Affected Silicon Revisions

В	С	D	E	G	
X	Χ				

1.3.2 Bus Clock Frequency

When the ADC bus clock frequency (CLK_ADC_APB) is smaller than the ADC asynchronous clock frequency (GCLK_ADC), issuing an ADC SWRST (ADC.CTRLA.SWRST) will lock up the ADC with the SYNCBUSY (ADC.STATUS.SYNCBUSY) flag always set.

Workaround

Do not issue an ADC SWRST if the ADC bus clock frequency (CLK_ADC_APB) is smaller than the ADC asynchronous clock frequency(GCLK_ADC).

Affected Silicon Revisions

E	3	С	D	E	G	
X	(X				

1.4 Brown-out Detection (BOD)

1.4.1 BOD33 HYST Bit

The BOD33 HYST bit is not updated from NVM user row at power on. The reset value of this bit is zero.

Workaround

None.

Affected Silicon Revisions

В	С	D	E	G	
X	X				

1.4.2 **BOD12 HYST Bit**

The BOD12 HYST bit is not updated from NVM user row at power on. The reset value of this bit is zero.

Workaround

None.

Affected Silicon Revisions

В	С	D	E	G	
X	X				

1.5 Device

1.5.1 Maximum Toggle Frequency

Maximum toggle frequency on all pins in worst case operating condition is 8 MHz. This affects all operations on the pins, including serial communications.

Workaround

None.

Affected Silicon Revisions

В	С	D	E	G	
X	X				

1.5.2 APB Clock

If APB clock is stopped and GCLK clock is running, APB read access to read-synchronized registers will freeze the system. The CPU and the DAP AHB-AP are stalled, as a consequence debug operation is impossible.

Workaround

Do not make read access to read-synchronized registers when APB clock is stopped and GCLK is running. To recover from this situation, power cycle the device or reset the device using the RESET pin.

Affected Silicon Revisions

В	С	D	E	G	
X	X	X	X	Χ	

1.5.3 VDDIN

When V_{DDIN} is lower than the POR threshold during power rise or fall, an internal pull-up resistor is enabled on pins with PTC functionality (see PORT Function Multiplexing). This behavior will be present even if the PTC functionality is not enabled on the pin. The POR level is defined in the "Power-On Reset (POR) Characteristics" chapter in the device data sheet.

Workaround

Use a pin without PTC functionality if the pull-up could damage your application during power up.

Affected Silicon Revisions

В	С	D	E	G	
X	X	X			

1.5.4 Missing Bit Groups

The DFLLVAL.COARSE, DFLLVAL.FINE, DFLLMUL.CSTEP and DFLLMUL.FSTEP bit groups are not correctly located in the register map. DFLLVAL.COARSE has only 5 bits and located in DFLLVAL[12..8]. DFLLVAL.FINE has only 8 bits and located in DFLLVAL[7:0]. DFLLMUL.CSTEP has only 5 bits and located in DFLLMUL[28:24]. DFLLMUL.FSTEP has only 8 bits and located in DFLLMUL[23:16].

Workaround

DFLLVAL.COARSE, DFLLVAL.FINE, DFLLMUL.CSTEP and DFLLMUL.FSTEP should not be used if code compatibility is required with future device revisions.

В	С	D	E	G	
X	X				

1.5.5 Standby Mode

With default bit and register settings, the device does not work as specified in Standby mode if load current exceeds 100 µA.

Workaround

Set the FORCELDO bit in the VREG register.

Affected Silicon Revisions

В	С	D	E	G	
X	X				

1.5.6 Temperature Sensor

The temperature sensor is not accurate. No value is written into the Temperature Log row during production test.

Workaround

None

Affected Silicon Revisions

В	С	D	E	G	
X	Х				

1.5.7 External XOSC32K State

If the external XOSC32K is broken, neither the external pin RST nor the GCLK software reset can reset the GCLK generators using XOSC32K as source clock.

Workaround

Do a power cycle to reset the GCLK generators after an external XOSC32K failure.

Affected Silicon Revisions

В	С	D	E	G	
X	X	X	X	X	

1.5.8 Voltage Regulator

The voltage regulator in Low-Power mode is not functional at temperature above 85°C.

Workaround

Enable normal mode on the voltage regulator in Standby Sleep mode.

Example code:

// Set the voltage regulator in normal mode configuration in standby sleep mode ${\tt SYSCTRL->VREG.bit.RUNSTDBY} = 1;$

В	С	D	E	G	
		X	Χ		

1.5.9 Standby Sleep Mode

Digital pin outputs from Timer/Counters, AC (Analog Comparator), GCLK (Generic Clock Controller), and SERCOM (I²C and SPI) do not change values during Standby Sleep mode.

Workaround

Set the voltage regulator in Normal mode before entering Standby Sleep mode to keep the digital pin output enabled. This is done by setting the RUNSTDBY bit in the VREG register.

Affected Silicon Revisions

В	С	D	E	G	
		X			

1.5.10 PORT Output Driver Strength Feature

The PORT output driver strength feature is not available.

Workaround

None

Affected Silicon Revisions

В	С	D	E	G	
X	X				

1.5.11 Clock Failure Detection

After a clock failure detection (INTFLAG.CFD = 1), if INTFLAG.CFD is cleared while the clock is still broken, the system is stuck.

Workaround

After a clock failure detection, do not clear INTFLAG.CFD or perform a system reset.

Affected Silicon Revisions

В	С	D	E	G	
Χ	Χ	Χ	Χ	Χ	

1.5.12 Clock Failure Detection for External OSC

Clock Failure detection for external OSC does not work in Standby mode.

Workaround

Before entering Standby mode, move the CPU clock to an internal RC, disable the external OSC, and disable the Clock Failure detector. Upon CPU wake up, restart the external OSC (if it does not start, the failure occurred during Standby mode), enable the Clock Failure detector, and move the CPU clock to the external OSC.

В	С	D	E	G	
X	X	X	X	X	

1.5.13 Digital Output Control in Standby Sleep Mode

Do not enable Timers/Counters, AC (Analog Comparator), GCLK (Generic Clock Controller), and SERCOM (I2C and SPI) to control Digital outputs in Standby Sleep mode.

Workaround

Set the voltage regulator in Normal mode before entering Standby Sleep mode. This is done by setting the RUNSTDBY bit in the VREG register.

Affected Silicon Revisions

В	С	D	E	G	
X	X				

1.5.14 Invalid DFLL Calibration Values

The values stored in the NVM software calibration area for the DFLL calibration are not valid.

Workaround

None.

Affected Silicon Revisions

В	С	D	E	G	
X	X				

1.5.15 Sleep Modes

In Standby, Idle1 and Idle2 Sleep modes, the device might not wake up from sleep. An External Reset, Power-On Reset, or Watchdog Reset will start the device again.

Workaround

The SLEEPPRM bits in the NVMCTRL.CTRLB register must be written to 3 (NVMCTRL - CTRLB.bit.SLEEPPRM = 3) to ensure correct operation of the device. The average power consumption of the device will increase with 20 μA compared to values given in the Electrical Characteristics chapter of the specific device data sheet.

Affected Silicon Revisions

В	С	D	E	G	
X	X	X			

1.5.16 Single-Shot mode at 105°C and Above

In Single-Shot mode and at 105°C and above, the ADC conversions have linearity errors.

Workarounds

- At 105°C and above, do not use the ADC in Single-Shot mode. Instead, use the ADC in Free Running mode only.
- At 105°C and above, use the ADC in Single-Shot mode only with VDDANA > 2.7V.

В	С	D	E	G	
		X	X	X	

1.5.17 I²C Slave Mode

In I²C Slave mode, writing the CTRLB register when in the AMATCH or DRDY interrupt service routines can cause the state machine to reset.

Workaround

Write CTRLB.ACKACT to '0' using the following sequence:

```
// If higher priority interrupts exist, then disable so that the following two writes are
atomic.
SERCOM - STATUS.reg = 0;
SERCOM - CTRLB.reg = 0;
// Re-enable interrupts if applicable.
```

Write CTRLB.ACKACT to '1' using the following sequence:

```
SERCOM - CTRLB.reg = SERCOM_I2CS_CTRLB_ACKACT;
```

Otherwise, write to CTRLB in the AMATCH or DRDY interrupts if it is to close out a transaction.

When not closing a transaction, clear the AMATCH interrupt by writing a '1' to it's bit position instead of using CTRLB.CMD. The DRDY interrupt is automatically cleared by reading/writing to the DATA register in smart mode. If not in smart mode, DRDY should be cleared by writing a '1' to its bit position.

Code replacements examples:

Current:

```
SERCOM - CTRLB.reg |= SERCOM_I2CS_CTRLB_ACKACT;
```

Change to:

```
SERCOM - STATUS.reg = 0;

SERCOM - CTRLB.reg = SERCOM_I2CS_CTRLB_ACKACT;

SERCOM - CTRLB.reg @= ~SERCOM_I2CS_CTRLB_ACKACT;

SERCOM - CTRLB.reg = 0;

/* ACK or NACK address */

SERCOM - CTRLB.reg |= SERCOM_I2CS_CTRLB_CMD(0x3);

// CMD=0x3 clears all interrupts, so to keep the result similar,

// PREC is cleared if it was set.

if (SERCOM - INTFLAG.bit.PREC) SERCOM - INTFLAG.reg = SERCOM_I2CS_INTFLAG_PREC;

SERCOM - INTFLAG.reg = SERCOM_I2CS_INTFLAG_AMATCH;
```

Affected Silicon Revisions

В	С	D	E	G	
		X	X		

1.5.18 NVM User Row Mapping

In the table "NVM User Row Mapping", bits 40 and 41 default values on silicon are not as specified in the device data sheet. The data sheet defines the default value as '0'; however, it is '1' for both bits on silicon.

Workaround

None.

В	С	D	E	G	
		X	X	X	

1.5.19 WDT Window Bits

In the table "NVM User Row Mapping", the WDT Window bit field default value on silicon is not as specified in the device data sheet. The device data sheet defines the default value as '0x5' while it is '0xB' on silicon.

Workaround

None.

Affected Silicon Revisions

В	С	D	E	G		
Χ	X	X	X	X		

1.5.20 Incorrect SYSTICK Calibration Value

The SYSTICK calibration value is incorrect.

Workaround

The correct SYSTICK calibration value is 0x40000000. This value should not be used to initialize the Systick RELOAD value register, which should be initialized instead with a value depending on the main clock frequency and on the tick period required by the application. For a detailed description of the SYSTICK module, refer to the ARM Cortex-M0+ documentation.

Affected Silicon Revisions

В	С	D	E	G	
X	Х	Χ	Χ	Χ	

1.5.21 Potential lockup on standby entry

When the SYSTICK interrupt is enabled, a device lockup can occur upon standby entry in the rare occasion when the SYSTICK interrupt coincides with the standby entry.

Workaround

Disable the SYSTICK interrupt before entering standby and re-enable it after.

Affected Silicon Revisions

В	С	D	E	G	
Χ	X	X	X	Χ	

1.6 Device Service Unit (DSU)

1.6.1 Debugging

If a debugger has issued a DSU Cold-Plugging procedure and then released the CPU from the resulting "CPU Reset Extension", the CPU will be held in "CPU Reset Extension" after any upcoming reset event.

Workaround

The CPU must be released from the "CPU Reset Extension" either by writing a one in the DSU STATUSA.CRSTEXT register or by applying an external reset with SWCLK high or by power cycling the device.

Affected Silicon Revisions

В	С	D	E	G	
X	X	X			

1.6.2 Non-functional MBIST "Pause-on-Error" Feature

The MBIST "Pause-on-Error" feature is not functional on this device.

Workaround

Do not use the "Pause-on-Error" feature.

Affected Silicon Revisions

В	С	D	E	G	
X	X	X	X	X	

1.7 Digital-to-Analog Converter (DAC)

1.7.1 Standby Sleep Mode

When DAC.CTRLA.RUNSTDBY = 0 and DATABUF is written (not empty), if the device goes to Standby Sleep mode before a Start Conversion event, DAC.INTFLAG.EMPTY will be set after exit from Sleep mode.

Workaround

After waking from Standby mode, ignore and clear the flag DAC.INTFLAG.EMPTY.

Affected Silicon Revisions

В	С	D	E	G	
X	X	X	X	Χ	

1.8 External Interrupt Controller (EIC)

1.8.1 Edge Configuration

When the EIC is configured to generate an interrupt on a low level or rising edge or both edges (CONFIGn.SENSEx) with the filter enabled (CONFIGn.FILTENx), a spurious flag might appear for the dedicated pin on the INTFLAG.EXTINT[x] register as soon as the EIC is enabled using the CTRLA ENABLE bit.

Workaround

Clear the INTFLAG bit once the EIC is enabled and before enabling the interrupts.

Affected Silicon Revisions

В	С	D	E	G	

Χ	X	X	X	Χ			

1.9 Event System (EVSYS)

1.9.1 Channel Generator Change

Changing the selected generator of a channel can trigger a spurious interrupt/event.

Workaround

To change the generator of a channel, first write with EDGESEL written to zero, then perform a second write with EDGESEL written to its target value.

Affected Silicon Revisions

В	С	D	E	G	
Χ	X				

1.9.2 Overrun Condition

Using synchronous or resynchronized paths, some channels (0,3,6,7) detect an overrun on every event even if no overrun condition is present.

Workaround

Ignore overrun detection bit for channels 0,3,6,7 and use channels 1,2,4,5 if overrun detection is required.

Affected Silicon Revisions

В	С	D	E	G	
X	Χ				

1.10 General Clock (GCLK)

1.10.1 GCLK Lock State

When a GCLK is locked and the generator used by the locked GCLK is not GCLK generator 1, issuing a GCLK software reset will lock up the GCLK with the SYNCBUSY flag always set.

Workaround

Do not issue a GCLK SWRST or map GCLK generator 1 to ""locked"" GCLKs.

Affected Silicon Revisions

В	С	D	E	G	
X	X				

1.10.2 Division Factor

The GCLK Generator clock is stuck when disabling the generator and changing the division factor from '1' to a different value while the GCLK generator is set as output. When the GCLK generator is enabled (GENCTRL.GENEN=1), set as output (GENCTRL.OE = 1) and use a division factor of one (GENDIV.DIV = 1 or 0 and GENCTRL.DIVSEL = 0), if the division factor is written to a value different of '1' or '0' after disabling the GCLK generator (GENCTRL.GENEN=0), the GCLK generator will be stuck.

Workaround

Disable the OE request of the GCLK generator (GENCTRL.OE=0) before disabling the GCLK generator (GENCTRL.GENEN=0).

Affected Silicon Revisions

В	С	D	E	G	
X	Χ				

1.10.3 Division Factor

When the GCLK generator is enabled (GENCTRL.GENEN = 1), set as output (GENCTRL.OE = 1) and use a division factor of one (GENDIV.DIV = 1 or 0 and GENCTRL.DIVSEL=0), the GCLK_IO might not be set to the configured GENCTRL.OOV value after disabling the GCLK generator (GENCTRL.GENEN=0).

Workaround

Disable the OE request of the GCLK generator (GENCTRL.OE = 0) before disabling the GCLK generator (GENCTRL.GENEN = 0).

Affected Silicon Revisions

В	С	D	E	G	
Χ	Χ				

1.11 I/O Pin Controller (PORT)

1.11.1 PORT Read and Write

PORT read/write attempts on non-implemented registers, including addresses beyond the last implemented register group (PA, PB,...), do not generate a PAC protection error.

Workaround

None.

Affected Silicon Revisions

В	С	D	E	G	
X	Χ	Χ	Χ	Χ	

1.12 Non-Volatile Memory Controller (NVMCTRL)

1.12.1 Erase or Write

When NVMCTRL issues either erase or write commands and the NVMCTRL cache is not in LOW_POWER mode, CPU hardfault exception may occur.

Workaround

Either turn off cache before issuing Flash commands, by setting the NVMCTRL CTRLB.CACHEDIS bit to '1', or configure the cache in LOW POWER mode by writing '0x1' into the NVMCTRL CTRLB.READMODE bit.

В	С	D	E	G	
X	X				

1.12.2 Cache Read Mode

When Cache Read mode is set to deterministic (READMODE=2), setting CACHEDIS=1 does not lead to 0 wait states on Flash access.

Workaround

When disabling the cache (CTRLB.CACHEDIS=1), the user must also set READMODE to 0 (CTRLB.READMODE=0).

Affected Silicon Revisions

В	С	D	E	G	
X	X				

1.12.3 EEPROM Emulation Area Configuration

When the device is secured and EEPROM emulation area configured to none, the CRC32 is not executed on the entire Flash area but up to the on-chip Flash size minus half a row.

Workaround

When using CRC32 on a protected device with EEPROM emulation area configured to none, compute the reference CRC32 value to the full chip Flash size minus half row.

Affected Silicon Revisions

В	С	D	E	G	
Χ	Χ	Χ			

1.12.4 Default MANW Value

Default value of MANW in NVM.CTRLB is 0.

Workaround

This can lead to spurious writes to the NVM if a data write is done through a pointer with a wrong address corresponding to NVM area.

Set MANW in the NVM.CTRLB to 1 at startup.

Affected Silicon Revisions

В	С	D	E	G	
X	X	X	X	X	

1.12.5 High Leakage Current

When external reset is active, it causes a high leakage current on VDDIO.

Workaround

Minimize the time external reset is active.

В	С	D	E	G	
X	X	X	X	X	

1.13 Peripheral Touch Controller (PTC)

1.13.1 Gain Settings

Some gain settings for the PTC in self-capacitance mode do not work. The two lowest gain settings are not selectable and an attempt by the QTouch Library to set enable of these may result in a higher sensitivity than optimal for the sensor. The PTC will not detect all touches. This errata does not affect mutual-capacitance mode which operates as specified.

Workaround

Use SAM D20 revision C or later for self-capacitance touch sensing.

Affected Silicon Revisions

В	С	D	E	G	
X					

1.13.2 WCOMP Interrupt Flag

WCOMP interrupt flag is not stable. The WCOMP interrupt flag will not always be set as described in the data sheet.

Workaround

Do not use the WCOMP interrupt instead use the WCOMP event.

Affected Silicon Revisions

В	С	D	E	G	
Χ	Х	Х			

1.14 Power Manager (PM)

1.14.1 SysTick Timer

The SysTick timer does not generate a wake up signal to the Power Manager, and therefore cannot be used to wake up the CPU from Sleep mode.

Workaround

None.

Affected Silicon Revisions

В	С	D	E	G	
X	X				

1.14.2 Watchdog Reset During Debug Mode

In Debug mode, if a Watchdog Reset occurs, the debug session is lost.

Workaround

A new debug session must be restart after a Watchdog Reset.

Affected Silicon Revisions

В	С	D	E	G	
X	X	X			

1.15 Serial Communication Interface (SERCOM)

1.15.1 SPI BUFOVF Bit

The SERCOM SPI BUFOVF status bit is not set until the next character is received after a buffer overflow, instead of directly after the overflow has occurred. In addition, the CTRLA.IBON bit will always be zero and cannot be changed.

Workaround

None.

Affected Silicon Revisions

В	С	D	E	G	
X	X				

1.15.2 BUFOVF Flag

When the SERCOM is in Slave SPI mode, the BUFOVF flag is not automatically cleared when CTRLB.RXEN is set to zero.

Workaround

The BUFOVF flag must be manually cleared by software.

Affected Silicon Revisions

В	С	D	E	G	
X	X				

1.15.3 SPI CTRLA Register

The SERCOM SPI CTRLA register bit 17 (DOPO Bit 1) will always be zero, and cannot be changed. Therefore, the SERCOM SPI cannot be switched between master and slave mode on the same DI and DO pins.

Workaround

Connect the alternate DI and DO pins externally and use the port MUX to switch between pin configurations for master and slave functionality.

Affected Silicon Revisions

В	С	D	E	G	
X	Χ				

1.15.4 TWI Master Mode

In TWI master mode, an ongoing transaction should be stalled immediately when DBGCTRL.DBGSTOP is set and the CPU enters debug mode. Instead, it is stopped when the current byte transaction is completed and the corresponding interrupt is triggered if enabled.

Workaround

In TWI master mode, keep DBGCTRL.DBGSTOP=0 when in debug mode.

Affected Silicon Revisions

В	С	D	E	G	
Χ	Χ	Χ	Χ		

1.16 Timer/Counter (TC)

1.16.1 Spurious Events

Spurious TC overflow and Match/Capture events may occur.

Workaround

Do not use the TC overflow and Match/Capture events. Use the corresponding Interrupts instead.

Affected Silicon Revisions

В	С	D	E	G	
Χ	X	X			

1.16.2 TC3

When enabled, the TC3 may not start automatically.

Workaround

After TC3 has been enabled, the TC3 must be retriggered by software (using command TC_CTRLBSET_CMD_RETRIGGER in register CTRLBSET[7:6]). This ensures that TC3 starts in any case.

Affected Silicon Revisions

В	С	D	E	G	
			X		

2. Data Sheet Clarifications

The following typographic corrections and clarifications are to be noted for the latest version of the device data sheet (DS60001504E).

Note: Corrections in tables, registers, and text are shown in **bold**. Where possible, the original bold text formatting has been removed for clarity.

2.1 GCLK GENDIV Register Properties

The GCLK GENDIV is a write synchronized register. The register description is modified as follows:

Name: GENDIV

Offset: 0x8

Reset: 0x00000000

Property: Write-Synchronized

2.2 SYSCTRL XOSC.AMPGC Bit Field Description

The SYSCTRL XOSC.AMPGC bit field description is replaced by the following note:

Note: The configuration of the oscillator gain is mandatory even if AMPGC feature is enabled at startup.

2.3 SYSCTRL XOSC.GAIN Bit Field Description

The SYSCTRL XOSC.GAIN bit field description has been updated as follows:

These bits select the gain for the oscillator. The listed maximum frequencies are recommendations, and might vary based on capacitive load and crystal characteristics. **These bits must be properly configured even when the Automatic Amplitude Gain Control is active.**

2.4 WDT Window Default Value in NVM User Row

The default value of the WDT Window bit field in the NVM User Row Mapping table is updated to 0xB.

2.5 NVMCTRL LOCK register

The NVMCTRL LOCK register reset value and default state after erase are updated. The reset value is loaded at start-up from the NVM User Row, and the default state after erase is unlocked, that is 0xFFFF.

2.6 ADC Wake-up Interrupts

The ADC Power Management (28.5.2) and Sleep Mode Operation (28.6.13) chapters are updated as follows:

Any ADC interrupt source can wake up the device from sleep modes, except the ADC OVERRUN interrupt..

2.7 DAC Chapter Updates

The DAC block diagram and the CTRLB.EOEN bit description were updated to explicit the possibility to connect the DAC output to the ADC input.

The DAC CTRLB.REFSEL bit filed description has been updated: VREF is renamed as INT1V and VREFP is renamed as VREFA to align with the naming convention used in the rest of the data sheet.

2.8 DAC Maximum Input Clock Frequency for SAM D20 at 85° and 105°

The DAC maximum input clock frequency shown in the Table 32.7 and Table 33.4 "*Maximum Peripheral Clock Frequencies*" is updated to 48 MHz.

2.9 DAC Electrical Characteristics Updates for SAM D20 at 85°C and 105°C

The DAC accuracy characteristics in tables 32-30 and 32-31 for the Electrical characteristics at 85°C, and in tables 33-18 and 33-19 for Electrical characteristics at 105°C have been measured with a conversion rate of 35 ksps instead of 350 ksps.

2.10 ADC Electrical Characteristics Updates for SAM D20 at 85°C and 105°C

The sampling time minimum value has been updated to 250 ns and 3 new lines have been added for the sampling time with DAC, temperature sensor and bandgap as inputs.

The notes for the Differential and Single-Ended modes tables for variants A and B are merged and aligned.

'INT1V' has replaced 'bandgap' as one of the references used to measure the Gain Error and the Offset Error for the differential mode.

2.11 Junction Temperature for SAM D20 at 105°C

Table 33-2 General Operating Ratings was updated with the following information for the Junction Temperature:

The maximum junction temperature has been changed from 145°C to 125°C.

2.12 Moisture Sensitivity Level

The Moisture Sensitivity Level (MSL) specification is removed from the data sheet chapter "Package Drawings". For determining the Moisture Sensitivity Level, refer to www.microchip.com/quality.

2.13 Power Supply Schematic

Power supply schematic Figure 36-1 and table 36-1 are updated to match with electrical characteristics decoupling capacitors requirements for V_{DDIN} defined in tables 32-17 and 34-15.

3. Appendix A: Revision History

Rev A Document (8/2017)

Initial release of this document.

Rev B Document (12/2017)

Updated the Data Sheet revision from A to B.

Rev C Document (12/2019)

Updated Data Sheet revision from B to D.

Added a new Errata Summary Table.

Updated the Device ID Numbers in the following tables:

- SAM D20 Family Silicon Device Identification (Device Variant A)
- SAM D20 Family Silicon Device Identification (Device Variant B)

Rev D Document (11/2020)

Added a new Errata: 1.5.21 Potential lockup on standby entry

Updated the Data Sheet Revision letter.

Updated the Data Sheet Clarifications section with the following clarifications:

- 2.4 WDT Window Default Value in NVM User Row
- GCLK GENDIV Register Properties
- SYSCTRL XOSC.AMPGC Bit Field Description
- SYSCTRL XOSC.GAIN Bit Field Description
- 2.5 NVMCTRL LOCK register
- 2.6 ADC Wake-up Interrupts
- 2.8 DAC Maximum Input Clock Frequency for SAM D20 at 85° and 105°
- 2.7 DAC Chapter Updates
- 2.11 Junction Temperature for SAM D20 at 105°C
- 2.12 Moisture Sensitivity Level
- 2.13 Power Supply Schematic

The Microchip Web Site

Microchip provides online support via our web site at www.microchip.com/. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's
 quides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

Customer Change Notification Service

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com/. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

Customer Support

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- · Local Sales Office
- Field Application Engineer (FAE)
- · Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: www.microchip.com/support

Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these
 methods, to our knowledge, require using the Microchip products in a manner outside the operating
 specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of
 intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Legal Notice

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, AnyRate, AVR, AVR logo, AVR Freaks, BeaconThings, BitCloud, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, Heldo, JukeBlox, KeeLoq, KeeLoq logo, Kleer, LANCheck, LINK MD, maXStylus, maXTouch, MediaLB, megaAVR, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, Prochip Designer, QTouch, RightTouch, SAM-BA, SpyNIC, SST, SST Logo, SuperFlash, tinyAVR, UNI/O, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, EtherSynch, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and Quiet-Wire are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BodyCom, chipKIT, chipKIT logo, CodeGuard, CryptoAuthentication, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, JitterBlocker, KleerNet logo, Mindi, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PureSilicon, QMatrix, RightTouch logo, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2017, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-5224-7092-2

Quality Management System Certified by DNV

ISO/TS 16949

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



Worldwide Sales and Service

AMERICAS	ASIA/PACIFIC	ASIA/PACIFIC	EUROPE
Corporate Office	Asia Pacific Office	China - Xiamen	Austria - Wels
2355 West Chandler Blvd.	Suites 3707-14, 37th Floor	Tel: 86-592-2388138	Tel: 43-7242-2244-39
Chandler, AZ 85224-6199	Tower 6, The Gateway	Fax: 86-592-2388130	Fax: 43-7242-2244-393
Tel: 480-792-7200	Harbour City, Kowloon	China - Zhuhai	Denmark - Copenhagen
Fax: 480-792-7277	Hong Kong	Tel: 86-756-3210040	Tel: 45-4450-2828
Technical Support:	Tel: 852-2943-5100	Fax: 86-756-3210049	Fax: 45-4485-2829
http://www.microchip.com/	Fax: 852-2401-3431	India - Bangalore	Finland - Espoo
support	Australia - Sydney	Tel: 91-80-3090-4444	Tel: 358-9-4520-820
Web Address:	Tel: 61-2-9868-6733	Fax: 91-80-3090-4123	France - Paris
www.microchip.com	Fax: 61-2-9868-6755	India - New Delhi	Tel: 33-1-69-53-63-20
Atlanta	China - Beijing	Tel: 91-11-4160-8631	Fax: 33-1-69-30-90-79
Duluth, GA	Tel: 86-10-8569-7000	Fax: 91-11-4160-8632	France - Saint Cloud
Tel: 678-957-9614	Fax: 86-10-8528-2104	India - Pune	Tel: 33-1-30-60-70-00
Fax: 678-957-1455	China - Chengdu	Tel: 91-20-3019-1500	Germany - Garching
Austin, TX	Tel: 86-28-8665-5511	Japan - Osaka	Tel: 49-8931-9700
Tel: 512-257-3370	Fax: 86-28-8665-7889	Tel: 81-6-6152-7160	Germany - Haan
Boston	China - Chongqing	Fax: 81-6-6152-9310	Tel: 49-2129-3766400
Westborough, MA	Tel: 86-23-8980-9588	Japan - Tokyo	Germany - Heilbronn
Tel: 774-760-0087	Fax: 86-23-8980-9500	Tel: 81-3-6880- 3770	Tel: 49-7131-67-3636
Fax: 774-760-0088	China - Dongguan	Fax: 81-3-6880-3771	Germany - Karlsruhe
Chicago	Tel: 86-769-8702-9880	Korea - Daegu	Tel: 49-721-625370
Itasca, IL	China - Guangzhou	Tel: 82-53-744-4301	Germany - Munich
Tel: 630-285-0071	Tel: 86-20-8755-8029	Fax: 82-53-744-4302	Tel: 49-89-627-144-0
Fax: 630-285-0075	China - Hangzhou	Korea - Seoul	Fax: 49-89-627-144-44
Dallas	Tel: 86-571-8792-8115	Tel: 82-2-554-7200	Germany - Rosenheim
Addison, TX	Fax: 86-571-8792-8116	Fax: 82-2-558-5932 or	Tel: 49-8031-354-560
Tel: 972-818-7423	China - Hong Kong SAR	82-2-558-5934	Israel - Ra'anana
Fax: 972-818-2924	Tel: 852-2943-5100	Malaysia - Kuala Lumpur	Tel: 972-9-744-7705
Detroit	Fax: 852-2401-3431	Tel: 60-3-6201-9857	Italy - Milan
Novi, MI	China - Nanjing	Fax: 60-3-6201-9859	Tel: 39-0331-742611
Tel: 248-848-4000	Tel: 86-25-8473-2460	Malaysia - Penang	Fax: 39-0331-466781
Houston, TX	Fax: 86-25-8473-2470	Tel: 60-4-227-8870	Italy - Padova
Tel: 281-894-5983	China - Qingdao	Fax: 60-4-227-4068	Tel: 39-049-7625286
Indianapolis	Tel: 86-532-8502-7355	Philippines - Manila	Netherlands - Drunen
Noblesville, IN	Fax: 86-532-8502-7205	Tel: 63-2-634-9065	Tel: 31-416-690399
Tel: 317-773-8323	China - Shanghai	Fax: 63-2-634-9069	Fax: 31-416-690340
Fax: 317-773-5453	Tel: 86-21-3326-8000	Singapore	Norway - Trondheim
Tel: 317-536-2380	Fax: 86-21-3326-8021	Tel: 65-6334-8870	Tel: 47-7289-7561
Los Angeles	China - Shenyang	Fax: 65-6334-8850	Poland - Warsaw
Mission Viejo, CA	Tel: 86-24-2334-2829	Taiwan - Hsin Chu	Tel: 48-22-3325737
Tel: 949-462-9523	Fax: 86-24-2334-2393	Tel: 886-3-5778-366	Romania - Bucharest
Fax: 949-462-9608	China - Shenzhen	Fax: 886-3-5770-955	Tel: 40-21-407-87-50
Tel: 951-273-7800	Tel: 86-755-8864-2200	Taiwan - Kaohsiung	Spain - Madrid
Raleigh, NC	Fax: 86-755-8203-1760	Tel: 886-7-213-7830	Tel: 34-91-708-08-90
Tel: 919-844-7510	China - Wuhan	Taiwan - Taipei	Fax: 34-91-708-08-91
New York, NY	Tel: 86-27-5980-5300	Tel: 886-2-2508-8600	Sweden - Gothenberg
Tel: 631-435-6000	Fax: 86-27-5980-5118	Fax: 886-2-2508-0102	Tel: 46-31-704-60-40
San Jose, CA	China - Xian	Thailand - Bangkok	Sweden - Stockholm
Tel: 408-735-9110	Tel: 86-29-8833-7252	Tel: 66-2-694-1351	Tel: 46-8-5090-4654
Tel: 408-436-4270	Fax: 86-29-8833-7256	Fax: 66-2-694-1350	UK - Wokingham
Canada - Toronto			Tel: 44-118-921-5800
Tel: 905-695-1980			Fax: 44-118-921-5820
Fax: 905-695-2078			

SYST-22ETPM635 - ERRATA - SAM D20 Family Silicon Errata

Affected Catalog Part Numbers(CPN)

ATSAMD20E14A-AN

ATSAMD20E14A-ANT

ATSAMD20E14A-AU

ATSAMD20E14A-AUA1

ATSAMD20E14A-AUA2

ATSAMD20E14A-AUT

ATSAMD20E14A-AUTA1

ATSAMD20E14A-AUTA2

ATSAMD20E14A-AUTA4

ATSAMD20E14A-MN

ATSAMD20E14A-MNT

ATSAMD20E14A-MU

ATSAMD20E14A-MUA1

ATSAMD20E14A-MUA2

ATSAMD20E14A-MUT

ATSAMD20E14A-MUTA1

ATSAMD20E14A-MUTA2

ATSAMD20E14B-AN

ATSAMD20E14B-ANT

ATSAMD20E14B-AU

ATSAMD20E14B-AUT

ATSAMD20E14B-MN

ATSAMD20E14B-MNT

ATSAMD20E14B-MU

ATSAMD20E14B-MUT

ATSAMD20E15A-AN

ATSAMD20E15A-ANT

ATSAMD20E15A-AU

ATSAMD20E15A-AUA1

ATSAMD20E15A-AUA2

ATSAMD20E15A-AUA4

ATSAMD20E15A-AUT

ATSAMD20E15A-AUTA1

ATSAMD20E15A-AUTA2

ATSAMD20E15A-MN

ATSAMD20E15A-MNT

ATSAMD20E15A-MU

ATSAMD20E15A-MUA1

ATSAMD20E15A-MUA2

ATSAMD20E15A-MUT

ATSAMD20E15A-MUTA1

ATSAMD20E15A-MUTA2

ATSAMD20E15A-MUTA4

ATSAMD20E15B-AN

ATSAMD20E15B-ANT

ATSAMD20E15B-AU

ATSAMD20E15B-AUT

ATSAMD20E15B-AZ

ATSAMD20E15B-MN

ATSAMD20E15B-MNT

ATSAMD20E15B-MU

ATSAMD20E15B-MUT

ATSAMD20E15B-MUTDY

ATSAMD20E15B-MZ

ATSAMD20E16A-AN

ATSAMD20E16A-ANT

ATSAMD20E16A-AU

ATSAMD20E16A-AUA1

ATSAMD20E16A-AUA2

ATSAMD20E16A-AUT

ATSAMD20E16A-AUTA1

ATSAMD20E16A-AUTA2

ATSAMD20E16A-AUTA4

ATSAMD20E16A-MN

ATSAMD20E16A-MNA2

ATSAMD20E16A-MNT

ATSAMD20E16A-MU

ATSAMD20E16A-MUA1

ATSAMD20E16A-MUA2

ATSAMD20E16A-MUT

ATSAMD20E16A-MUTA1

ATSAMD20E16A-MUTA2

ATSAMD20E16B-AN

ATSAMD20E16B-ANT

ATSAMD20E16B-AU

ATSAMD20E16B-AUT

ATSAMD20E16B-AZ

ATSAMD20E16B-MN

ATSAMD20E16B-MNT

ATSAMD20E16B-MU

ATSAMD20E16B-MUT

ATSAMD20E16B-MUTDY

ATSAMD20E16B-MZ

ATSAMD20E16B-W-N01

ATSAMD20E17A-AN

ATSAMD20E17A-ANT

ATSAMD20E17A-AU

ATSAMD20E17A-AUA1

ATSAMD20E17A-AUA2

ATSAMD20E17A-AUT

ATSAMD20E17A-AUTA1

ATSAMD20E17A-AUTA2

ATSAMD20E17A-MN

ATSAMD20E17A-MNT

ATSAMD20E17A-MU

ATSAMD20E17A-MUA1

ATSAMD20E17A-MUA2

ATSAMD20E17A-MUT

ATSAMD20E17A-MUTA1

ATSAMD20E17A-MUTA2

ATSAMD20E17A-MUTA3

ATSAMD20E18A-AN

ATSAMD20E18A-ANT

ATSAMD20E18A-AU

ATSAMD20E18A-AUA1

ATSAMD20E18A-AUA2

ATSAMD20E18A-AUA4

ATSAMD20E18A-AUT

ATSAMD20E18A-AUTA1

ATSAMD20E18A-AUTA2

ATSAMD20E18A-MN

ATSAMD20E18A-MNT

ATSAMD20E18A-MU

ATSAMD20E18A-MUA1

ATSAMD20E18A-MUA2

ATSAMD20E18A-MUA4

ATSAMD20E18A-MUT

ATSAMD20E18A-MUTA1

ATSAMD20E18A-MUTA2

ATSAMD20E18A-MUTA3

ATSAMD20E18A-MUTA8

ATSAMD20E18A-MUTA9

ATSAMD20E18A-MUTB0

ATSAMD20E18A-MUTB1

ATSAMD20E18A-MUTB2

ATSAMD20E18A-MUTB3

ATSAMD20E18A-MUTN01

ATSAMD20E18A-MUTN02

ATSAMD20G14A-AN

ATSAMD20G14A-ANT

ATSAMD20G14A-AU

ATSAMD20G14A-AUA1

ATSAMD20G14A-AUA2

ATSAMD20G14A-AUA4

ATSAMD20G14A-AUT

ATSAMD20G14A-AUTA1

ATSAMD20G14A-AUTA2

ATSAMD20G14A-AUTA4

ATSAMD20G14A-MN

ATSAMD20G14A-MNT

ATSAMD20G14A-MU

ATSAMD20G14A-MUA1

ATSAMD20G14A-MUA2

ATSAMD20G14A-MUA4

ATSAMD20G14A-MUT

ATSAMD20G14A-MUTA1

ATSAMD20G14A-MUTA2

ATSAMD20G14A-MUTA4

ATSAMD20G14B-AN

ATSAMD20G14B-ANT

ATSAMD20G14B-AU

ATSAMD20G14B-AUT

ATSAMD20G14B-MN

ATSAMD20G14B-MNT

ATSAMD20G14B-MU

ATSAMD20G14B-MUT

ATSAMD20G15A-AN

ATSAMD20G15A-ANT

ATSAMD20G15A-AU

ATSAMD20G15A-AUA1

ATSAMD20G15A-AUA2

ATSAMD20G15A-AUA4

ATSAMD20G15A-AUT

ATSAMD20G15A-AUTA1

ATSAMD20G15A-AUTA2

ATSAMD20G15A-AUTA4

ATSAMD20G15A-MN

ATSAMD20G15A-MNT

ATSAMD20G15A-MU

ATSAMD20G15A-MUA1

ATSAMD20G15A-MUA2

ATSAMD20G15A-MUA4

ATSAMD20G15A-MUT

ATSAMD20G15A-MUTA1

ATSAMD20G15A-MUTA2

ATSAMD20G15A-MUTA4

ATSAMD20G15B-AN

ATSAMD20G15B-ANT

ATSAMD20G15B-AU

ATSAMD20G15B-AUT

ATSAMD20G15B-AZ

ATSAMD20G15B-MN

ATSAMD20G15B-MNT

ATSAMD20G15B-MU

ATSAMD20G15B-MUT

ATSAMD20G15B-MZ

ATSAMD20G16A-AN

ATSAMD20G16A-ANT

ATSAMD20G16A-AU

ATSAMD20G16A-AUA1

ATSAMD20G16A-AUA2

ATSAMD20G16A-AUA4

ATSAMD20G16A-AUT

ATSAMD20G16A-AUTA1

ATSAMD20G16A-AUTA2

ATSAMD20G16A-AUTA4

ATSAMD20G16A-MN

ATSAMD20G16A-MNT

ATSAMD20G16A-MU

ATSAMD20G16A-MUA1

ATSAMD20G16A-MUA2

ATSAMD20G16A-MUA4

ATSAMD20G16A-MUT

ATSAMD20G16A-MUTA1

ATSAMD20G16A-MUTA2

ATSAMD20G16A-MUTA4

ATSAMD20G16B-AN

ATSAMD20G16B-ANT

ATSAMD20G16B-AU

ATSAMD20G16B-AUT

ATSAMD20G16B-AZ

ATSAMD20G16B-MN

ATSAMD20G16B-MNT

ATSAMD20G16B-MU

ATSAMD20G16B-MUT

ATSAMD20G16B-MZ

ATSAMD20G17A-AN

ATSAMD20G17A-ANT

ATSAMD20G17A-AU

ATSAMD20G17A-AUA1

ATSAMD20G17A-AUA2

ATSAMD20G17A-AUA4

ATSAMD20G17A-AUT

ATSAMD20G17A-AUTA1

ATSAMD20G17A-AUTA2

ATSAMD20G17A-AUTA3

ATSAMD20G17A-MN

ATSAMD20G17A-MNT

ATSAMD20G17A-MU

ATSAMD20G17A-MUA1

ATSAMD20G17A-MUA2

ATSAMD20G17A-MUA4

ATSAMD20G17A-MUT

ATSAMD20G17A-MUTA1

ATSAMD20G17A-MUTA2

ATSAMD20G17A-MUTA3

ATSAMD20G17A-MUTA4

ATSAMD20G17A-UUT

ATSAMD20G18A-AN

ATSAMD20G18A-ANT

ATSAMD20G18A-AU

ATSAMD20G18A-AUA1

ATSAMD20G18A-AUA2

ATSAMD20G18A-AUA4

ATSAMD20G18A-AUT

ATSAMD20G18A-AUTA1

ATSAMD20G18A-AUTA2

ATSAMD20G18A-AUTA3

ATSAMD20G18A-AUTA4

ATSAMD20G18A-MN

ATSAMD20G18A-MNT

ATSAMD20G18A-MU

ATSAMD20G18A-MUA1

ATSAMD20G18A-MUA2

ATSAMD20G18A-MUT

ATSAMD20G18A-MUTA1

ATSAMD20G18A-MUTA2

ATSAMD20G18A-MUTA3

ATSAMD20G18A-UNT

ATSAMD20G18A-UUT

ATSAMD20J14A-AN

ATSAMD20J14A-ANT

ATSAMD20J14A-AU

ATSAMD20J14A-AUA1

ATSAMD20J14A-AUA2

ATSAMD20J14A-AUT

ATSAMD20J14A-AUTA1

ATSAMD20J14A-AUTA2

ATSAMD20J14A-CN

ATSAMD20J14A-CNT

ATSAMD20J14A-CU

ATSAMD20J14A-CUT

ATSAMD20J14A-MN

ATSAMD20J14A-MNT

ATSAMD20J14A-MU

ATSAMD20J14A-MUA1

ATSAMD20J14A-MUA2

ATSAMD20J14A-MUT

ATSAMD20J14A-MUTA1

ATSAMD20J14A-MUTA2

ATSAMD20J14B-AN

ATSAMD20J14B-ANT

ATSAMD20J14B-AU

ATSAMD20J14B-AUT

ATSAMD20J14B-MN

ATSAMD20J14B-MNT

ATSAMD20J14B-MU

ATSAMD20J14B-MUT

ATSAMD20J15A-AN

ATSAMD20J15A-ANT

ATSAMD20J15A-AU

ATSAMD20J15A-AUA1

ATSAMD20J15A-AUA2

ATSAMD20J15A-AUT

ATSAMD20J15A-AUTA1

ATSAMD20J15A-AUTA2

ATSAMD20J15A-CN

ATSAMD20J15A-CNT

ATSAMD20J15A-CU

ATSAMD20J15A-CUT

ATSAMD20J15A-MN

ATSAMD20J15A-MNT

ATSAMD20J15A-MU

ATSAMD20J15A-MUA1

ATSAMD20J15A-MUA2

ATSAMD20J15A-MUT

ATSAMD20J15A-MUTA1

ATSAMD20J15A-MUTA2

ATSAMD20J15B-AN

ATSAMD20J15B-ANT

ATSAMD20J15B-AU

ATSAMD20J15B-AUT

ATSAMD20J15B-AZ

ATSAMD20J15B-MN

ATSAMD20J15B-MNT

ATSAMD20J15B-MU

ATSAMD20J15B-MUT

ATSAMD20J16A-AN

ATSAMD20J16A-ANT

ATSAMD20J16A-AU

ATSAMD20J16A-AUA1

ATSAMD20J16A-AUA2

ATSAMD20J16A-AUT

ATSAMD20J16A-AUTA1

ATSAMD20J16A-AUTA2

ATSAMD20J16A-CN

ATSAMD20J16A-CNT

ATSAMD20J16A-CU

ATSAMD20J16A-CUT

ATSAMD20J16A-MN

ATSAMD20J16A-MNT

ATSAMD20J16A-MU

ATSAMD20J16A-MUA1

ATSAMD20J16A-MUA2

ATSAMD20J16A-MUT

ATSAMD20J16A-MUTA1

ATSAMD20J16A-MUTA2

ATSAMD20J16B-AN

ATSAMD20J16B-ANT

ATSAMD20J16B-AU

ATSAMD20J16B-AUT

ATSAMD20J16B-AZ

ATSAMD20J16B-MN

ATSAMD20J16B-MNT

ATSAMD20J16B-MU

ATSAMD20J16B-MUB7

ATSAMD20J16B-MUB8

ATSAMD20J16B-MUT

ATSAMD20J17A-AN

ATSAMD20J17A-ANT

ATSAMD20J17A-AU

ATSAMD20J17A-AUA1

ATSAMD20J17A-AUA2

ATSAMD20J17A-AUT

ATSAMD20J17A-AUTA1

ATSAMD20J17A-AUTA2

ATSAMD20J17A-AUTA3

ATSAMD20J17A-CN

ATSAMD20J17A-CNT

ATSAMD20J17A-CU

ATSAMD20J17A-CUT

ATSAMD20J17A-MN

ATSAMD20J17A-MNT

ATSAMD20J17A-MU

ATSAMD20J17A-MUA1

ATSAMD20J17A-MUA2

ATSAMD20J17A-MUT

ATSAMD20J17A-MUTA1

ATSAMD20J17A-MUTA2

ATSAMD20J18A-AN

ATSAMD20J18A-ANT

ATSAMD20J18A-AU

ATSAMD20J18A-AUA1

ATSAMD20J18A-AUA2

ATSAMD20J18A-AUT

ATSAMD20J18A-AUTA1

ATSAMD20J18A-AUTA2

ATSAMD20J18A-AUTA3

ATSAMD20J18A-CN

ATSAMD20J18A-CNT

ATSAMD20J18A-CU

ATSAMD20J18A-CUT

ATSAMD20J18A-MN

ATSAMD20J18A-MNT

ATSAMD20J18A-MU

ATSAMD20J18A-MUA1

ATSAMD20J18A-MUA2

ATSAMD20J18A-MUA4

ATSAMD20J18A-MUT

ATSAMD20J18A-MUTA1

ATSAMD20J18A-MUTA2

ATSAMD20J18A-W-NG

ATSAMD20J18A-W-NGA2

ATSAMD20J18A-W-NGA5

ATSAMD20J18A-W-NGB9