

### **Product Change Notification / SYST-31T0FH329**

Date:

04-Jan-2021

### **Product Category:**

32-bit Microcontrollers, Radiation Tolerance

**PCN Type:** 

**Document Change** 

# **Notification Subject:**

ERRATA - SAM E70/S70/V70/V71 Family Silicon Errata and Data Sheet Clarification

### **Affected CPNs:**

SYST-31T0FH329\_Affected\_CPN\_01042021.pdf SYST-31T0FH329\_Affected\_CPN\_01042021.csv

#### **Notification Text:**

SYST-31TOFH329

Microchip has released a new Product Documents for the SAM E70/S70/V71 Family Silicon Errata and Data Sheet Clarification of devices. If you are using one of these devices please read the document located at SAM E70/S70/V70/V71 Family Silicon Errata and Data Sheet Clarification.

**Notification Status: Final** 

Description of Change: 1) Added a new Silicon Issue: 23.1 RSTC Watchdog Reset

Impacts to Data Sheet: None

Reason for Change: To Improve Productivity

Change Implementation Status: Complete

**Date Document Changes Effective:** 04 Jan 2021

**NOTE:** Please be advised that this is a change to the document only the product has not been changed.

Attachments:		
AM E70/S70/V70/V71 Fam	ly Silicon Errata and Data Sheet C	arification
lease contact your local Micr	chip sales office with questions or	concerns regarding this notification.
erms and Conditions:		
		our PCN email service at our PCN nd instructions about registering for
		to the PCN home page select login om the left navigation bar and make



# MICROCHIP SAM E70/S70/V70/V71 Family

# SAM E70/S70/V70/V71 Family Silicon Errata and Data Sheet Clarification

# **SAM E70/S70/V70/V71 Family**

The SAM E70/S70/V70/V71 family of devices that you have received conform functionally to the current Device Data Sheet (DS60001527D), except for the anomalies described in this document.

The silicon issues discussed in the following pages are for silicon revisions with the Device and Revision IDs listed in the following tables. The silicon issues are summarized in 1. Silicon Issue Summary.

The errata described in this document will be addressed in future revisions of the SAM E70/S70/V70/V71 family silicon.

Note: This document summarizes all silicon errata issues from all revisions of silicon, previous as well as current.

Data Sheet clarifications and corrections (if applicable) are located in 24. Data Sheet Clarifications, following the discussion of silicon issues.

The Device and Revision ID values for the various SAM E70/S70/V70/V71 family silicon revisions are shown in the following tables.

Table 1. SAM V71 Silicon Device Identification

Part Number	Device Ide	entification	Revision (CHIPID_CIDR.VERSION[4:0])		
	CHPID_CIDR[31:0]	CHIPID_EXID[31:0]	А	В	
SAMV71Q19	0xA12D_0A0x	0x00000002			
SAMV71Q20	0xA122_0C0x	0x00000002			
SAMV71Q21	0xA122_0E0x	0x00000002			
SAMV71N19	0xA12D_0A0x	0x0000001			
SAMV71N20	0xA122_0C0x	0x0000001	0x0	0x1	
SAMV71N21	0xA122_0E0x	0x0000001			
SAMV71J19	0xA12D_0A0x	0x0000000			
SAMV71J20	0xA122_0C0x	0x00000000			
SAMV71J21	0xA122_0E0x	0x00000000			

Table 2. SAM V70 Silicon Device Identification

Part Number	Device Ide	entification	Revision (CHIPID_CIDR.VERSION[4:0])	
	CHPID_CIDR[31:0]	CHIPID_EXID[31:0]	А	В
SAMV70Q19	0xA13D_0A0x	0x00000002		
SAMV70Q20	0xA132_0C0x	0x00000002		
SAMV70N19	0xA13D_0A0x	0x0000001	0x0	0x1
SAMV70N20	0xA132_0C0x	0x0000001	UXU	UXI
SAMV70J19	0xA13D_0A0x	0x00000000		
SAMV70J20	0xA132_0C0x	0x0000000		

Table 3. SAM S70 Silicon Device Identification

Part Number	Device Ide	entification	Revision (CHIPID_CIDR.VERSION[4:0])		
	CHPID_CIDR[31:0] CHIPID_EXID[31:0]		А	В	
SAMS70Q19	0xA11D_0A0x	0x00000002			
SAMS70Q20	0xA112_0C0x	0x00000002			
SAMS70Q21	0xA112_0E0x	0x00000002			
SAMS70N19	0xA11D_0A0x	0x0000001			
SAMS70N20	0xA112_0C0x	0x0000001	0x0	0x1	
SAMS70N21	0xA112_0E0x	0x0000001			
SAMS70J19	0xA11D_0A0x	0x00000000			
SAMS70J20	0xA112_0C0x	0x00000000			
SAMS70J21	0xA112_0E0x	0x0000000			

Table 4. SAM E70 Silicon Device Identification

Part Number	Device Ide	entification		sion VERSION[4:0])
	CHPID_CIDR[31:0]	CHIPID_EXID[31:0]	А	В
SAME70Q19	0xA10D_0A0x	0x00000002		
SAME70Q20	0xA102_0C0x	0x00000002		
SAME70Q21	0xA102_0E0x	0x00000002		
SAME70N19	0xA10D_0A0x	0x0000001		
SAME70N20	0xA102_0C0x	0x0000001	0x0	0x1
SAME70N21	0xA102_0E0x	0x0000001		
SAME70J19	0xA10D_0A0x	0x00000000		
SAME70J20	0xA102_0C0x	0x00000000		
SAME70J21	0xA102_0E0x	0x00000000		

#### Note:

1. Refer to the "Chip Identifier (CHIPID)" section in the current Device Data Sheet (DS60001527D) for detailed information on Chip Identification and Revision IDs for your specific device.

# **Table of Contents**

SAI	M E70/S70/V70/V71 Family	1
1.	Silicon Issue Summary	7
2.	Analog Front-End Controller (AFEC).  2.1. Write Protection.  2.2. Performance.  2.3. AOFF bit.	9
3.	Arm® Cortex®-M7	
4.	Boundary Scan Mode	
5.	Device  5.1. AHB Peripheral (AHBP) Port Frequency Ratio  5.2. AHB Slave (AHBS) Port Latency Access  5.3. System Performance	12 12
6.	Extended DMA Controller (XDMAC).  6.1. TCM Accesses.  6.2. Byte and Half-Word Accesses.  6.3. Request Overflow Error.	13 13
7.	Fast Flash Programming Interface (FFPI)	
8.	Ethernet MAC (GMAC)	
9.	Inter-IC Sound Controller (I2SC)	16
10.	Controller Area Network (MCAN)	
11.	Parallel Input/Output (PIO)	21

	11.1. PIO Line Configuration for AFEC and DACC Analog Inputs	21
12.	Power Management Controller (PMC)	
	12.1. Wait Mode Exit Fail from Flash	
40		
13.	Quad Serial Peripheral Interface (QSPI)	
	13.2. WDRBT	
14	Real-Time Clock (RTC)	24
17.	14.1. RTC CALR Reset Value.	
15	SDRAM Controller (SDRAMC)	25
15.	15.1. SDRAM Controller Scrambling Use Limitation	
	15.2. USB and SDRAM Concurrent Access Issue	
	15.3. Operational Voltage	25
16.	Static Memory Controller (SMC)	26
	16.1. SMC_WPSR Register Write Protection	26
17.	Serial Synchronous Controller (SSC)	27
	17.1. Inverted Left/Right Channels	
	17.2. Unexpected TD Output Delay	27
18.	Supply Controller (SUPC)	28
	18.1. Write-Protection	28
	18.2. Programmable Clock Controller	28
19.	TWI High-Speed (TWIHS)	29
	19.1. I <sup>2</sup> C Hold Timing Incompatibility	
	19.2. Clear Command	29
20.	Universal Synchronous Asynchronous Receiver Transmitter (USART)	
	20.1. Flow Control with DMA	
	20.2. Bad Frame Detection	
21.	USB High-Speed (USBHS)	
	21.1. USBHS Host Does Not Function in Low-Speed Mode	
	21.3. NO DMA for Endpoint 7.	
	21.4. USBHS Detach Can Fail While SE0 Condition Exists	31
22.	Digital-to-Analog Converter Controller (DACC)	33
	22.1. Interpolation Mode	
23.	Reset Controller (RSTC)	34
	23.1. Watchdog Reset	
24	Data Sheet Clarifications	35
_ '.	24.1. Controller Area Network (MCAN)	
	·	

24.2. Quad Serial Peripheral Interface (QSPI)	35
25. Appendix A: Revision History	36
The Microchip Web Site	37
Customer Change Notification Service.	. 37
Customer Support.	37
Microchip Devices Code Protection Feature	37
Legal Notice	. 38
Trademarks	38
Quality Management System Certified by DNV	. 38
Worldwide Sales and Service	39

# 1. Silicon Issue Summary

Table 1-1. Silicon Issue Summary

Module	Feature	Errata	Summary	Affected Revis	l Silicon sions
AFEC Write Protection		Number	ŕ	Α	В
AFEC	Write Protection	2.1	The AFEC_CSELR register is not write-protected.	Х	Х
AFEC	Performance	2.2	The AFEC is sensitive to noise. Too much noise may lead to reduced AFEC performance, especially INL, DNL and SNR.	Х	х
AFEC	AOFF bit	2.3	Changing the AOFF bit in the AFEC_COCR register during conversions is not safe.	Х	Х
ARM Cortex- M7	ARM <sup>®</sup> Cortex <sup>®</sup> -M7	3.1	All issues related to the ARM r0p1 (for MRLA) and r1p1 (and MRLB) cores are described on the ARM site.		х
Boundary Scan Mode	Internal Regulator	4.1	The internal regulator is OFF in Boundary Scan mode.		
Device	AHB Peripheral (AHBP)	5.1	Peripheral accesses done through the AHBP with a Core/Bus ratio of 1/3 and 1/4 may lead to unpredictable results.		х
Device	AHB Slave (AHBS) Port Latency Access	5.2	DMA accesses done through the AHBS to the TCM with a Core/Bus ratio of 1/2, 1/3, and 1/4 may lead to latency due to one Wait state added to the access from the bus to AHBS.	Х	х
Device	System Performance	5.3	Uncorrelated Noise and/or clock Jitter	Х	Х
XDMAC	TCM Accesses	6.1	If TCM accesses are generated through the AHBS port of the core, only 32-bit accesses are supported.	Х	
XDMAC	Byte and Half-Word Accesses	6.2	If XDMAC is used to transfer 8-bit or 16-bit data in Fixed Source Address mode or Fixed Destination Address mode, source and destination addresses are incremented by 8-bit or 16-bit.	Х	Х
XDMAC	Request Overflow Error	6.3	When a DMA memory-to-memory transfer is performed, if the hardware request line selected by the field PERID bit in the XDMAC_CCx register toggles when the copy is enabled, the ROIS bit in the XDMAC_CISx register is set incorrectly.		х
FFPI	Flash Programming	7.1	The FFPI programs only 1 MB of Flash memory.	Х	
GMAC	Priority Queues	8.1	On Revision A silicon, only three priority queues are available.	Х	
I2SC	Module Availability	9.1	The Inter-IC Sound Controller (I2SC) is not available.	Х	
I2SC	Corrupted First Sent Data	9.2	Immediately after the I2SC module is reset, the first data sent by the controller on the I2SDO line is corrupted.		х
MCAN	Non-ISO Operation	10.1	The default frame format on Revision A silicon does not match the default format specified in the current device data sheet.	Х	
MCAN	MCANN_CCCR Register	10.2	In Revision A silicon, the MCAN CC Control register content does not match the content of the current device data sheet.	Х	
MCAN	Transmitter Delay Compensation Value (TDCV) Bits	10.3	In Revision A silicon, the Transmitter Delay Compensation Value (TDCV) bit field does not match the content in the current device data sheet.	Х	
MCAN	MCAN_PSR Register	10.4	In Revision A silicon, the content of the MCAN Protocol Status register differs from the content in the current device data sheet.	Х	
MCAN	MCAN_IR Register	10.5	In Revision A silicon, the content of the MCAN Interrupt register differs from the content in the current device data sheet.		
MCAN	MCAN_IE Register	10.6	On Revision A silicon, the content in the MCAN Interrupt Enable register does not match the content in the current device data sheet.		
MCAN	MCAN_ILS Register	10.7	On Revision A silicon, the content in the MCAN Interrupt Line Support Register does not match the content in the current device data sheet.		
MCAN	MCAN Data Bit Timing and Prescaler Register	10.8	On Revision A silicon, the MCAN Data Bit Timing and Prescaler register (MCAN_DBTP) is named MCAN Fast Bit Timing and Prescaler register (MCAN_FBTP).	Х	
MCAN	MCAN Nominal Bit Timing and Prescaler Register	10.9	On Revision A silicon, the MCAN Nominal Bit Timing and Prescaler register (MCAN_NBTP) is named MCAN Bit Timing and Prescaler register (MCAN_BTP).	Х	

# Silicon Issue Summary

Module   Peature   Finisher   Rumber	continue	d				
MCAN   MCAN Transmitter Delay   More   Managementation Register (MCAN_TDER) does   X	Modulo	Ecoture	Errata	Summan		
Comparisation Fegitation  MCAN  Timestamping Function  10 11  On Revision A silicon, T.C Counter 0 is not connected to PCK8 and PCK7; therefore, the translating plant p	Module	reature	Number	Summary	Α	В
PIO PIO Im Configuration 10.11  To enablish the analoging injunity. AFE, DAD or DADs, the pask ups reasons on the I/O lines must be disabled in the PIO user irredises prior to writing registers AFEC, CHER for DADG, CHER or DAGG, CHER OR DAG	MCAN		10.10		Х	
AFEC and DACC Arabing Insults  PMC Wash Mode East Frail from Insults  PMC Wash Mode East Frail from Insults  PMC CAR Register Calburates Reporting  12.1 The celely to exit from Wash mode is bot short to respect the Flash wake-up time from Stand-by mode and Design Power-down mode. The deliver may lead to bed spocels feliciting.  PMC CAR Register Calburates Reporting  12.2 When reading the PMC CAR Register with the SEL and SELL 2 as beared the CAB and CAL 2 bits are not updated with the manufacturing calibration bits of the Main RC Oscillator. However, the Main RC Collidator is based with this manufacturing calibration bits of the Main RC Oscillator. However, the Main RC Collidator is based with this manufacturing calibration bits of the Main RC Oscillator. However, the Main RC Collidator is based with this manufacturing all cellulars. X X X Collidator. PMC Register Stand Sellulars is based with the manufacturing calibration bits of the Main RC Oscillator. However, the Main RC Collidator is based with the manufacturing calibration bits of the Main RC Oscillator. However, the Main RC Collidator is based with this manufacturing the delay defined in DLYCS. Bits There is no status bits of flag the and of the delay.  RTC RTC_CALR Reserves. 11.1 Characteristics and the RTC_CALR register is dufferful with concurrent SDRAM controller Strambling Uses Limitation. X Interest in a status of the RTC_CALR register is dufferful with concurrent SDRAM controller Strambling Interest in the SDRAM Controller (SDRAMC) as a use limitation. X Interest Learning Main and SDRAM Controller (SDRAMC) and a use intribution. X Interest Learning Main and SDRAM Controller (SDRAMC) and a use intribution. X Interest Learning Main and SDRAM Controller (SDRAMC) and a use intribution. X Interest Learning Main and SDRAM Controller (SDRAMC) and a use intribution. X Interest Learning Main and SDRAM Controller (SDRAMC) and a state of the SDRAM Controller (SDRAMC) and a state of the SDRAMC Controller (SDRAMC) and a state of the SDRAMC Controller (SDRAMC)	MCAN	Timestamping Function	10.11		Х	
PMC PMC_OR Register Calibration Reporting 12.2 When reading the PMC_OCR register with the SELB and SELB this cleared, the CALB and CALB this way for updated with the manufacturing calibration bits of the Main RC Oscillator. However, the Main RC Decillator is bload with the Main RC Oscillator. However, the Main RC Decillator is bload with the manufacturing calibration bits of the Main RC Oscillator. However, the Main RC Decillator is bload with the manufacturing calibration bits of the Main RC Oscillator. However, the Main RC Decillator is bload with the manufacturing calibration bits of the Main RC Oscillator. However, the Main RC Decillator is bload with the manufacturing calibration bits of the Main RC Oscillator. As Inc. Main RC Decillator is bload with the manufacturing calibration bits of the Main RC Oscillator. X X X X X X X X X X X X X X X X X X X	PIO	AFEC and DACC Analog	111		Х	Х
PMC CHargester (2014) 122 CA12 bits are not opticitied with the manufacturing calibration start the Man Re Costalator. X X X Calibration Reporting 122 CA12 bits are not opticitied in Section 12 bits are not opticitied in the SMC_WPSR register in Section 12 bits are not opticitied in the SMC_WPSR register in Section 12 bits are not opticitied in the SMC_WPSR bits are	PMC		12.1		Х	Х
Cash   Chickes   13.1   The DLYCS bit There is no status bit to flag the end of the delay   X   X	PMC		12.2	CAL12 bits are not updated with the manufacturing calibration bits of the Main RC Oscillator.	Х	х
RTC RTC_CALR Reset Value 14.1 On Revision A silicon, the reset value of the RTC_CALR register is 0x01Ef1220 X  SDRAMC SDRAM Controller Scrambling Use Limitation	QSPI		13.1		Х	Х
SDRAMC SDRAMC outroller Scrambling Use Limitation  SDRAMC USS and SDRAM Concurrent Access Issue  15.2  USB module functionality is adversely affected with concurrent SDRAM access.  X  X  SDRAMC Operational Voltage  15.3  SDRAM operation not supported at 1.8Vdc.  X  SMC SMC WPSR Register Write Protection  16.1  When the write protection feature is enabled and a write attempt into a protected register is performed, the Write Protection feature is enabled and a write attempt into a protected register is performed, the Write Protection feature is enabled and a write attempt into a protected register is performed, the Write Protection feature is enabled and a write attempt into a protected register is performed, the Write Protection feature is enabled and a write attempt into a protected register is performed, the Write Protection feature is enabled and a write attempt into a protected register is performed, the Write Protection feature is enabled and a write attempt into a protected register is performed, the Write Protection feature is enabled and a write attempt into a protected register is performed, the Write Protection feature is enabled and a write attempt into a protected register is protected.  X  X  SMC WPSR Register Write Protection  17.1  When the write Protection feature is enabled and a write attempt into a protected register of the SMC WPSR register is X  X  X  SMC Unexpected TD Output Delay  17.2  An unexpected delay on TD output may occur when the SSC is configured under certain conditions.  X  X  SUPC Write-Protection  18.1  The SUPC_WUIR register is not write-protected.  X  X  X  SUPC Programmable Clock Controller  18.2  Programmable Clock Outputs, PCKQ-PCKQ, selected from the clock generator outputs to drive the X  X  TWIHS  LiP Chold Timing Incompatibity  19.1  The TWIHS module is not compatible writh PC hold timing.  X  TWIHS  Clear Command  19.2  If a bad frame is received (i.e., incorrect baud rate) writh the last data bit being sampled at 1, frame error detection does not occur.  USBHS  USBH	QSPI	WDRBT	13.2	When the QSPI is in SPI mode, the WDRBT feature is not functional.	Х	Х
Use Limitation 151 Interstanding leature of the SERAM Controller (SURAMC) has a use limitation. X  SDRAMC USB and SDRAM Concurrent Access Issue  SDRAMC Operational Voltage 15.3 SDRAM operation not supported at 1.8 Vdc. X  SMC_WPSR Register Write Protection 18.1 When the write protection feature is enabled and a write attempt into a protected register is performed, the Write Protection Volation Source (WPVSRC) bit field in the SMC_WPSR register is performed, the Write Protection Volation Source (WPVSRC) bit field in the SMC_WPSR register is performed, the Write Protection Volation Source (WPVSRC) bit field in the SMC_WPSR register is performed, the Write Protection Volation Source (WPVSRC) bit field in the SMC_WPSR register is performed, the Write Protection Source (WPVSRC) bit field in the SMC_WPSR register is not write-protection source.  SSC Unexpected TD Output Delay 17.2 An unexpected delay on TD output may occur when the SSC is configured under certain X X X  SUPC Write-Protection 18.1 The SUPC_WUIR register is not write-protected X X X  SUPC Programmable Clock Controller 18.2 Programmable Clock Outputs, PCKQ—PCKQ, selected from the clock generator outputs to drive the device PCK pins are not supported and should not be used  TWIHS Programmable Clock 18.2 A bus reset using the CLEAR bit of the TWIHS Control register does not work correctly during a bus busy state.  USART Flow Control with DMA 20.1 The RTS signal is not connected to the DMA. Therefore, when DMA is used, Flow Control is not x X X  USBHS USBHS Host 21.1 The USB Host does not function in Low-Speed mode. X  USBHS High-Speed Detach/Attach 21.4 Election to the USB Device by setting the USBHS, DEVCTRL, DETACH bit when a Single Ended Zero(SEQ) condition is present on the USB Data lines will cause the USBHS module to enter an unknown state.	RTC	RTC_CALR Reset Value	14.1	On Revision A silicon, the reset value of the RTC_CALR register is 0x01E11220.	Х	
SDRAMC Operational Voltage 15.3 SDRAM operation not supported at 1.8Vdc. X X  SMC_VMPSR Register Write Protection 16.1 When the write protection feature is enabled and a write attempt into a protected register is performed, the Write Protection Voltage in SSC. Inverted Left/Right Channels 17.1 When the SSC is in Slave mode, the TF signal is derived from the codec and not controlled by the SSC. Unexpected TD Output Delay 17.2 An unexpected delay on TD output may occur when the SSC is configured under certain conditions.  SUPC Write-Protection 18.1 The SUPC_WUIR register is not write-protected X X X  SUPC Programmable Clock Controller 18.2 Programmable Clock Outputs, PCK0-PCK2, selected from the clock generator outputs to drive the device PCK pins are not supported and should not be used.  TWIHS I?C Hold Timing Incompatibility 19.1 The TWIHS module is not compatible with I?C hold timing. X  USART Flow Control with DMA 20.1 The RTS signal is not connected to the DMA. Therefore, when DMA is used, Flow Control is not supported.  USART Bad Frame Detection 20.2 If a bad frame is received (i.e., incorrect bad or function in Low-Speed mode. X X X USBHS USBHS Host 21.1 The USBHS module does not function in Low-Speed mode. X X X USBHS Host 21.1 The USBHS module does not function in Low-Speed mode. X X X USBHS Host 21.1 The USBHS module does not function in Low-Speed mode. X X X USBHS High-Speed Detach/Attach 21.4 Detaching the USB Device by setting the USBHS_Devortion_IDETACH_DETAch bit when a Single Ended Zero(SEO) condition is present on the USB Data lines will cause the USBHS module to enter an unknown state.	SDRAMC	-	15.1	The scrambling/unscrambling feature of the SDRAM Controller (SDRAMC) has a use limitation.		
SMC_WPSR Register Write Protection  SMC_WPSR Register Write Protection  SMC_WPSR Register Write Protection With Protection Volation Source (WPVSRC) bit feld in the SMC_WPSR register does not report the right violation source.  SMC_WPSR Register Write Protection With Protection Volation Source (WPVSRC) bit feld in the SMC_WPSR register does not report the right violation source.  SMC_WPSR register Write Protection  Interpolation SMC_WPSR register in the SMC_WPSC_WPSC_WPSC_WPSC_WPSC_WPSC_WPSC_	SDRAMC		15.2	USB module functionality is adversely affected with concurrent SDRAM access.	Х	х
SMC Protection   18.1   performed, the Write Protection Source (WPVSRC) bit field in the SMC_WPSR register   X   X   X    SSC   Inverted Left/Right Channels   17.1   When the SSC is in Slave mode, the TF signal is derived from the codec and not controlled by the SSC.  SSC   Unexpected TD Output Delay   17.2   An unexpected delay on TD output may occur when the SSC is configured under certain   X   X    SUPC   Write-Protection   18.1   The SUPC_WUll register is not write-protected   X   X    SUPC   Programmable Clock   Controller   18.2   Programmable Clock Outputs, PCK0-PCK2, selected from the clock generator outputs to drive the Controller   Cont	SDRAMC	Operational Voltage	15.3	SDRAM operation not supported at 1.8Vdc.		Х
SSC.  SSC.  Unexpected TD Output Delay  17.2  An unexpected delay on TD output may occur when the SSC is configured under certain conditions.  SUPC  Write-Protection  18.1  The SUPC_WUIR register is not write-protected.  X  X  SUPC  Programmable Clock Controller  18.2  Programmable Clock Outputs, PCK0-PCK2, selected from the clock generator outputs to drive the device PCK pins are not supported and should not be used.  TWHS  12 C Hold Timing Incompatibility  19.1  The TWHS module is not compatible with I <sup>2</sup> C hold timing.  X  TWHS  Clear Command  19.2  A bus reset using the CLEAR bit of the TWHS Control register does not work correctly during a bus busy state.  USART  Flow Control with DMA  20.1  The RTS signal is not connected to the DMA. Therefore, when DMA is used, Flow Control is not supported.  X  X  USART  Bad Frame Detection  20.2  If a bad frame is received (i.e., incorrect baud rate) with the last data bit being sampled at 1, frame error detection does not occur.  USBHS  USBHS Host  21.1  The USB Host does not function in Low-Speed mode.  X  USBHS  NO DMA for Endpoint 7  21.3  The DMA feature is not available for Pipe/Endpoint 7.  X  X  USBHS  High-Speed Detach/Attach  21.4  Detaching the USB Device by setting the USB Data lines will cause the USBHS module to enter an unknown state.  DACC  Interpolation Mode  22.1  Interpolation Mode is not functional  X  X	SMC		16.1	performed, the Write Protection Violation Source (WPVSRC) bit field in the SMC_WPSR register		х
SUPC Write-Protection 18.1 The SUPC_WUIR register is not write-protected. X X X  SUPC Programmable Clock Controller 18.2 Programmable Clock Outputs, PCKQ-PCK2, selected from the clock generator outputs to drive the device PCK pins are not supported and should not be used. X X  TWIHS I <sup>2</sup> C Hold Timing Incompatibility 19.1 The TWIHS module is not compatible with I <sup>2</sup> C hold timing. X  TWIHS Clear Command 19.2 A bus reset using the CLEAR bit of the TWIHS Control register does not work correctly during a bus busy state.  USART Flow Control with DMA 20.1 The RTS signal is not connected to the DMA. Therefore, when DMA is used, Flow Control is not supported. X  USART Bad Frame Detection 20.2 If a bad frame is received (i.e., incorrect baud rate) with the last data bit being sampled at 1, frame error detection does not occur.  USBHS USBHS Host 21.1 The USB Host does not function in Low-Speed mode. X  USBHS 64-pin LQFP Package 21.2 The USBHS module does not function in 64-pin LQFP package devices. X X  USBHS NO DMA for Endpoint 7 21.3 The DMA feature is not available for Pipe/Endpoint 7. X X  USBHS High-Speed Detach/Attach 21.4 Detaching the USB Device by setting the USB Data lines will cause the USBHS module to enter an unknown state.  DACC Interpolation Mode 22.1 Interpolation Mode is not functional X X X	SSC	Inverted Left/Right Channels	17.1		Х	
SUPC Programmable Clock Controller 18.2 Programmable Clock Outputs, PCK0–PCK2, selected from the clock generator outputs to drive the device PCK pins are not supported and should not be used.  TWHS I <sup>2</sup> C Hold Timing Incompatibility 19.1 The TWIHS module is not compatible with I <sup>2</sup> C hold timing.  X  TWIHS Clear Command 19.2 A bus reset using the CLEAR bit of the TWIHS Control register does not work correctly during a bus busy state.  USART Flow Control with DMA 20.1 The RTS signal is not connected to the DMA. Therefore, when DMA is used, Flow Control is not supported.  USART Bad Frame Detection 20.2 If a bad frame is received (i.e., incorrect baud rate) with the last data bit being sampled at 1, frame error detection does not occur.  USBHS USBHS Host 21.1 The USB Host does not function in Low-Speed mode. X  USBHS 64-pin LQFP Package 21.2 The USBHS module does not function in 64-pin LQFP package devices. X X  USBHS NO DMA for Endpoint 7 21.3 The DMA feature is not available for Pipe/Endpoint 7. X X  USBHS High-Speed Detach/Attach 21.4 Detaching the USB Device by setting the USBHS_DEVCTRL_DETACH bit when a Single Ended Zero(SED) condition is present on the USB Data lines will cause the USBHS module to enter an unknown state.  DACC Interpolation Mode 22.1 Interpolation Mode is not functional X X X	SSC	Unexpected TD Output Delay	17.2		Х	Х
TWHS   I <sup>2</sup> C Hold Timing Incompatibility   19.1   The TWIHS module is not compatible with I <sup>2</sup> C hold timing.   X    TWIHS   Clear Command   19.2   A bus reset using the CLEAR bit of the TWIHS Control register does not work correctly during a bus busy state.    USART   Flow Control with DMA   20.1   The RTS signal is not connected to the DMA. Therefore, when DMA is used, Flow Control is not supported.   X    USART   Bad Frame Detection   20.2   If a bad frame is received (i.e., incorrect baud rate) with the last data bit being sampled at 1, frame error detection does not occur.   X    USBHS   USBHS Host   21.1   The USB Host does not function in Low-Speed mode.   X    USBHS   OLAPP Package   21.2   The USBHS module does not function in 64-pin LQFP package devices.   X   X    USBHS   High-Speed Detach/Attach   21.4   Detaching the USB Device by setting the USBHS_DEVCTRL_DETACH bit when a Single Ended Zero(SE0) condition is present on the USB Data lines will cause the USBHS module to enter an unknown state.    DACC   Interpolation Mode   22.1   Interpolation Mode is not functional   X   X	SUPC	Write-Protection	18.1	The SUPC_WUIR register is not write-protected.	Х	Х
TWIHS  Clear Command  19.2  A bus reset using the CLEAR bit of the TWIHS Control register does not work correctly during a bus busy state.  USART  Flow Control with DMA  20.1  The RTS signal is not connected to the DMA. Therefore, when DMA is used, Flow Control is not supported.  X  X  USART  Bad Frame Detection  20.2  If a bad frame is received (i.e., incorrect baud rate) with the last data bit being sampled at 1, frame error detection does not occur.  X  X  USBHS  USBHS Host  21.1  The USB Host does not function in Low-Speed mode.  X  USBHS  NO DMA for Endpoint 7  21.3  The DMA feature is not available for Pipe/Endpoint 7.  X  X  USBHS  High-Speed Detach/Attach  21.4  Detaching the USB Device by setting the USBHS_DEVCTRL_DETACH bit when a Single Ended Zero(SE0) condition is present on the USB Data lines will cause the USBHS module to enter an unknown state.  DACC  Interpolation Mode  22.1  Interpolation Mode is not functional  X  X	SUPC		18.2		Х	Х
USART Flow Control with DMA 20.1 The RTS signal is not connected to the DMA. Therefore, when DMA is used, Flow Control is not supported.  USART Bad Frame Detection 20.2 If a bad frame is received (i.e., incorrect baud rate) with the last data bit being sampled at 1, frame error detection does not occur.  USBHS USBHS Host 21.1 The USB Host does not function in Low-Speed mode.  USBHS 64-pin LQFP Package 21.2 The USBHS module does not function in 64-pin LQFP package devices.  USBHS NO DMA for Endpoint 7 21.3 The DMA feature is not available for Pipe/Endpoint 7.  USBHS High-Speed Detach/Attach 21.4 Detaching the USB Device by setting the USBHS_DEVCTRL_DETACH bit when a Single Ended Zero(SE0) condition is present on the USB Data lines will cause the USBHS module to enter an unknown state.  DACC Interpolation Mode 22.1 Interpolation Mode is not functional X X	TWIHS		19.1	The TWIHS module is not compatible with I <sup>2</sup> C hold timing.	Х	
USART Bad Frame Detection 20.2 If a bad frame is received (i.e., incorrect baud rate) with the last data bit being sampled at 1, frame error detection does not occur.  USBHS USBHS Host 21.1 The USB Host does not function in Low-Speed mode.  USBHS 64-pin LQFP Package 21.2 The USBHS module does not function in 64-pin LQFP package devices.  USBHS NO DMA for Endpoint 7 21.3 The DMA feature is not available for Pipe/Endpoint 7.  USBHS High-Speed Detach/Attach 21.4 Detaching the USB Device by setting the USBHS_DEVCTRL_DETACH bit when a Single Ended Zero(SE0) condition is present on the USB Data lines will cause the USBHS module to enter an unknown state.  DACC Interpolation Mode 22.1 Interpolation Mode is not functional X X	TWIHS	Clear Command	19.2		Х	
USBHS USBHS Host 21.1 The USB Host does not function in Low-Speed mode. X  USBHS 64-pin LQFP Package 21.2 The USBHS module does not function in 64-pin LQFP package devices. X  USBHS NO DMA for Endpoint 7 21.3 The DMA feature is not available for Pipe/Endpoint 7. X  USBHS High-Speed Detach/Attach 21.4 Detaching the USB Device by setting the USBHS_DEVCTRL_DETACH bit when a Single Ended Zero(SE0) condition is present on the USB Data lines will cause the USBHS module to enter an unknown state.  DACC Interpolation Mode 22.1 Interpolation Mode is not functional X X	USART	Flow Control with DMA	20.1	The state of the s	Х	х
USBHS 64-pin LQFP Package 21.2 The USBHS module does not function in 64-pin LQFP package devices. X X X USBHS NO DMA for Endpoint 7 21.3 The DMA feature is not available for Pipe/Endpoint 7. X X X USBHS High-Speed Detach/Attach 21.4 Detaching the USB Device by setting the USBHS_DEVCTRL_DETACH bit when a Single Ended Zero(SE0) condition is present on the USB Data lines will cause the USBHS module to enter an unknown state. X X X	USART	Bad Frame Detection	20.2			Х
USBHS NO DMA for Endpoint 7 21.3 The DMA feature is not available for Pipe/Endpoint 7. X X  USBHS High-Speed Detach/Attach 21.4 Detaching the USB Device by setting the USB Data lines will cause the USBHS module to enter an unknown state.  DACC Interpolation Mode 22.1 Interpolation Mode is not functional X X	USBHS	USBHS Host	21.1	The USB Host does not function in Low-Speed mode.		
USBHS High-Speed Detach/Attach 21.4 Detaching the USB Device by setting the USBHS_DEVCTRL_DETACH bit when a Single Ended Zero(SE0) condition is present on the USB Data lines will cause the USBHS module to enter an unknown state.  DACC Interpolation Mode 22.1 Interpolation Mode is not functional X X	USBHS	64-pin LQFP Package	21.2	The USBHS module does not function in 64-pin LQFP package devices.		Х
USBHS High-Speed Detach/Attach 21.4 Zero(SE0) condition is present on the USB Data lines will cause the USBHS module to enter an unknown state.  DACC Interpolation Mode 22.1 Interpolation Mode is not functional X X	USBHS	NO DMA for Endpoint 7	21.3	The DMA feature is not available for Pipe/Endpoint 7.		Х
	USBHS	High-Speed Detach/Attach	21.4	Zero(SE0) condition is present on the USB Data lines will cause the USBHS module to enter an	Х	х
RSTC Watchdog Reset 23.1 Infinite Watchdog Reset loop. X X	DACC	Interpolation Mode	22.1	Interpolation Mode is not functional	Х	Х
	RSTC	Watchdog Reset	23.1	Infinite Watchdog Reset loop.	Х	Х

# 2. Analog Front-End Controller (AFEC)

#### 2.1 Write Protection

The AFEC CSELR register is not write-protected.

#### Workaround

None.

#### **Affected Silicon Revisions**

Α	В			
X	Х			

### 2.2 Performance

The AFEC is sensitive to noise. Too much noise may lead to reduced AFEC performance, especially INL, DNL and SNR. The following situations will generate the noise:

- Using a 64-pin QFP package option (it does not have the VREFN pin)
- Device activity (that is, clock tree)
- External components (that is, missing on-board supply decoupling capacitors)

#### Workaround

Adapt the environment to the expected level of performances.

#### **Affected Silicon Revisions**

А	В			
Х	Х			

#### 2.3 AOFF bit

Changing the AOFF bit in the AFEC\_COCR register during conversions is not safe.

The recommended value of the AOFF bit is 512 (the default value is zero). Different values are possible for each channel. The AOFF bit is read and updated during the AFE start-up sequence and at the end of each conversion. If during AFE idle time (no conversion is on-going) the user updates the AOFF bit for the next channel to be converted, the next conversion will be incorrect.

#### Workaround

The value of the AOFF bit can be updated only if the AFEC module is restarted, or if two conversions are run; the second one will have the correct AOFF bit setting.

#### Affected Silicon Revisions

Α	В			
Х	Х			

# 3. Arm® Cortex®-M7

#### 3.1 Arm Cortex-M7

All issues related to the Arm r0p1 (for MRLA) and r1p1 (and MRLB) cores are described on the Arm website.

#### Workaround

Refer to the following Arm documentation:

- For Arm Cortex-M7 r0p1 core (MRLA device): https://silver.arm.com/download/download.tm?pv=2004343
- For Arm Cortex-M7 r1p1 core (MRLB device): https://silver.arm.com/download/download.tm? pv=3257391&p=1929427
- Arm Embedded Trace Macrocell CoreSight ETM–M7 (TM975) Software Developers Errata Notice: https://silver.arm.com/download/download.tm?pv=1998309

Α	В			
Х	Х			

**Boundary Scan Mode** 

# 4. Boundary Scan Mode

# 4.1 Internal Regulator

The internal regulator is OFF in Boundary Scan mode.

#### Workaround

The user must provide external VDDCORE (1.2V) to perform Boundary Scan mode.

Α	В			
X				

### 5. Device

# 5.1 AHB Peripheral (AHBP) Port Frequency Ratio

Peripheral accesses done through the AHBP with a Core/Bus ratio of 1/3 and 1/4 may lead to unpredictable results.

#### Workaround

The user must use a Core/Bus frequency ratio of 1 or 1/2.

#### Affected Silicon Revisions

Α	В			
Х	Х			

### 5.2 AHB Slave (AHBS) Port Latency Access

DMA accesses done through the AHBS to the TCM with a Core/Bus ratio of 1/2, 1/3, and 1/4 may lead to latency due to one Wait state added to the access from the bus to AHBS.

#### Workaround

The user must use only the Core/Bus frequency ratio of 1 to guarantee the length of the access.

#### Affected Silicon Revisions

А	В			
Х	X			

# 5.3 System Performance

Very few applications have experienced uncorrelated system noise and clock jitter during SDRAM R/W access or PCK-based external clock operations. Inadequate power supply, decoupling, and less than robust PCB layout and manufacture process can further worsen this issue. These failures can occur across the full voltage and temperature range.

#### Workaround

Solid PCB power supply layout and decoupling can help mitigate such issues. It is recommended to use a 0.1µF decoupling capacitor with each power pin pair. The decoupling capacitors must be placed close to power pins. Careful attention to SDRAM board layout and line termination will significantly improve the performance. Refer to the "SAM E70/S70/V70/V71 Data Sheet", (DS60001527), Section 60. "Schematic Checklist" for system recommendations, including SDRAM and line termination circuits implemented on the SAM E70 XULT board.

If devices still showing these behaviors or failure after following the above guidance, submit a technical support request. To submit a technical support request in Microchip's technical support system, an active myMicrochip account is required. For additional information on how to submit a request, follow the link: https://microchipsupport.force.com/s/article/How-to-submit-a-case.

Α	В			
Х	Х			

**Extended DMA Controller (XDMAC)** 

# 6. Extended DMA Controller (XDMAC)

#### 6.1 TCM Accesses

If TCM accesses are generated through the AHBS port of the core, only 32-bit accesses are supported. Accesses that are not 32-bit aligned may overwrite bytes at the beginning and at the end of 32-bit words.

#### Workaround

The user application must use 32-bit aligned buffers and buffers with a size of a multiple of 4 bytes when transferring data to or from the TCM through the AHBS port of the core.

#### **Affected Silicon Revisions**

Α	В			
Х				

## 6.2 Byte and Half-Word Accesses

If XDMAC is used to transfer 8-bit or 16-bit data in Fixed Source Address mode or Fixed Destination Address mode, source and destination addresses are incremented by 8-bit or 16-bit.

#### Workaround

The user can resolve this issue by setting the source and destination addressing mode to use microblock and data striding with microblock stride set to 0 and data stride set to -1.

#### Affected Silicon Revisions

Α	В			
Х	Х			

# 6.3 Request Overflow Error

When a DMA memory-to-memory transfer is performed, if the hardware request line selected by the field PERID bit in the XDMAC\_CCx register toggles when the copy is enabled, the ROIS bit in the XDMAC\_CISx register is set incorrectly. The memory transfer proceeds normally and the data area is correctly transferred.

#### Workaround

Configure the PERID bit to an unused peripheral ID.

#### **Affected Silicon Revisions**

А	В			
Х	Х			

Fast Flash Programming Interface (FFPI)

# 7. Fast Flash Programming Interface (FFPI)

# 7.1 Flash Programming

The FFPI programs only 1 MB of Flash memory.

Workaround

None.

#### **Affected Silicon Revisions**

Α	В			
X				

# 8. Ethernet MAC (GMAC)

# 8.1 Priority Queues

On Revision A silicon, only three priority queues are available with the following sizes:

Queue Number	Queue Size
2 (highest priority)	4 KB
1	2 KB
0 (lowest priority)	2 KB

#### Workaround

None.

#### **Affected Silicon Revisions**

А	В			
Х				

Inter-IC Sound Controller (I2SC)

# 9. Inter-IC Sound Controller (I2SC)

### 9.1 Module Availability

The Inter-IC Sound Controller (I2SC) is not available.

#### Workaround

None.

#### **Affected Silicon Revisions**

Α	В			
X				

# 9.2 Corrupted First Sent Data

Immediately after the I2SC module is reset, the first data sent by the controller on the I2SDO line is corrupted. Any data that follows is not affected.

#### Workaround

None.

#### **Affected Silicon Revisions**

Α	В			
	Х			

# 10. Controller Area Network (MCAN)

# 10.1 Non-ISO Operation

The default frame format on Revision A silicon does not match the default format specified in the current device data sheet.

#### Workaround

To retain Revision A behavior, set the MCAN\_CCCR.NISO bit to '1'.

#### **Affected Silicon Revisions**

А	В			
Х				

# 10.2 MCAN\_CCCR Register

In Revision A silicon, the MCAN CC Control register content does not match the content of the current device data sheet.

- The NISO bit is missing
- · The EFBI bit is named as FDBS
- · The PXHD bit is named as FDO
- The BRSE and FDOE bits are named as CME[1:0]
- The CMR[1:0] bits are present

#### Workaround

None.

#### Affected Silicon Revisions

Α	В			
Χ				

# 10.3 Transmitter Delay Compensation Value (TDCV) Bits

In Revision A silicon, the Transmitter Delay Compensation Value (TDCV) bit field does not match the content in the current device data sheet.

In Revision A silicon, the TDCV bits are located in the MCAN TEST register.

In the current device data sheet, the TDCV bits are located in the MCAN PSR register.

#### Workaround

None.

#### **Affected Silicon Revisions**

А	В			
Х				

**Controller Area Network (MCAN)** 

### 10.4 MCAN PSR Register

In Revision A silicon, the content of the MCAN Protocol Status register differs from the content in the current device data sheet.

- · The PXE bit is not available
- · The RFDF bit is named as REDL
- The DLEC[2:0] bits are named as FLEC[2:0]

#### Workaround

None.

#### **Affected Silicon Revisions**

Α	В			
Χ				

### 10.5 MCAN IR Register

In Revision A silicon, the content of the MCAN Interrupt register differs from the content in the current device data sheet.

- · The STE and FOE bits are present
- · The ARA bit is replaced by the ACKE bit
- · The PED bit is replaced by the BE bit
- · The PEA bit is replaced by the CRCE bit

#### Workaround

None.

#### **Affected Silicon Revisions**

А	В			
X				

## 10.6 MCAN\_IE Register

On Revision A silicon, the content in the MCAN Interrupt Enable register does not match the content in the current device data sheet.

- · The STEE and FOEE bits are present
- · The ARAE bit is replaced by the ACKEE bit
- · The PEDE bit is replaced by the BEE bit
- · The PEAE bit is replaced by the CRCEE bit

#### Workaround

None.

#### Affected Silicon Revisions

А	В			
Х				

**Controller Area Network (MCAN)** 

### 10.7 MCAN ILS Register

On Revision A silicon, the content in the MCAN Interrupt Line Support Register does not match the content in the current device data sheet.

- · The STEL and FOEL bits are present
- · The ARAL bit is replaced by the ACKEL bit
- · The PEDL bit is replaced by the BEL bit
- · The PEAL bit is replaced by the CRCEL bit

#### Workaround

None.

#### Affected Silicon Revisions

Α	В			
Х				

### 10.8 MCAN Data Bit Timing and Prescaler Register

On Revision A silicon, the MCAN Data Bit Timing and Prescaler (MCAN\_DBTP) register is named MCAN Fast Bit Timing and Prescaler (MCAN\_FBTP) register. The MCAN\_DBTP and MCAN\_FBTP registers do not share the same bit fields.

#### Workaround

When using Revision A silicon, ensure that the name MCAN FBTP and the MCAN FBTP settings are used.

#### Affected Silicon Revisions

А	В			
Х				

### 10.9 MCAN Nominal Bit Timing and Prescaler Register

On Revision A silicon, the MCAN Nominal Bit Timing and Prescaler (MCAN\_NBTP) register is named MCAN Bit Timing and Prescaler (MCAN\_BTP) register.

#### Workaround

When using Revision A silicon, ensure that the name MCAN BTP is used.

#### **Affected Silicon Revisions**

А	В			
Х				

### 10.10 MCAN Transmitter Delay Compensation Register

In Revision A silicon, the MCAN Transmitter Delay Compensation Register (MCAN TDCR) does not exist.

#### Workaround

The transmit delay compensation offset is configured in the TDCO field of the MCAN FBTP register.

**Controller Area Network (MCAN)** 

Affected Silicon Revision	con Revisions
---------------------------	---------------

Α	В			
X				

# 10.11 Timestamping Function

On Revision A silicon, TC Counter 0 is not connected to PCK6 and PCK7; therefore, the timestamping functionality does not exist.

#### Workaround

None.

#### **Affected Silicon Revisions**

А	В			
X				

Parallel Input/Output (PIO)

# 11. Parallel Input/Output (PIO)

## 11.1 PIO Line Configuration for AFEC and DACC Analog Inputs

Analog inputs, AFE\_ADx or AFE\_DACx, may not properly enable when internal pull-up or pull-down resistors are enabled.

#### Workaround

Disable the internal pull-up or pull-down resistors by writing a '1' to the PIO\_PUDR or PIO\_PPDDR for the port pins where analog inputs are needed.

#### **Affected Silicon Revisions**

А	В			
Х	Х			

# 12. Power Management Controller (PMC)

#### 12.1 Wait Mode Exit Fail from Flash

The delay to exit from Wait mode is too short to respect the Flash wake-up time from Stand-by mode and Deep Power-Down mode. This delay may lead to bad opcode fetching.

#### Workaround 1

Use the Flash in Idle mode (FLPM = 2).

#### Workaround 2

If Flash in Stand-by mode (FLPM = 0) or in Deep Power-Down mode (FLPM = 1) is used, run the wake-up routine from SRAM. This option provides a slight improvement in power consumption.

#### **Affected Silicon Revisions**

А	В			
Х	Х			

### 12.2 PMC OCR Register Calibration Reporting

When reading the PMC\_OCR register with the SEL8 and SEL12 bits cleared, the CAL8 and CAL12 bits are not updated with the manufacturing calibration bits of the Main RC Oscillator. However, the Main RC Oscillator is loaded with this manufacturing calibration data.

#### Workaround

To recover the manufacturing calibration bits of the Main RC oscillator, use the following steps:

- Execute the 'Get CALIB Bit' command by writing the FCMD bit in the EEFC\_FCR register with the GCALB command.
- Read the EEFC\_FRR register. The 8 MHz RC calibration bits are EEFC\_FRR bits [17-11] and the the 12 MHz RC calibration bits are EEFC\_FRR bits [25-19].

#### Affected Silicon Revisions

Α	В			
X	Х			

**Quad Serial Peripheral Interface (QSPI)** 

# 13. Quad Serial Peripheral Interface (QSPI)

### 13.1 Module Hangs with Long DLYCS

The QSPI module hangs if a command is written to any QSPI register during the delay defined in the DLYCS bit. There is no status bit to flag the end of the delay.

#### Workaround

The DLYCS bit defines a minimum period over which the Chip Select is deasserted, which is required by some memories. This delay is generally less than 60 ns and comprises internal execution time, arbitration, and latencies. Therefore, the DLYCS bit must be configured to be slightly higher than the value specified for the slave device. The software must wait for at least this same period of time before a command can be written to the QSPI module.

#### **Affected Silicon Revisions**

Α	В			
X	Х			

#### **13.2 WDRBT**

When the QSPI is configured in SPI mode, the Wait Data Read Before Transfer (WDRBT) feature does not work.

#### Workaround

None.

А	В			
X	Х			

Real-Time Clock (RTC)

# 14. Real-Time Clock (RTC)

# 14.1 RTC\_CALR Reset Value

On Revision A silicon, the reset value of the RTC\_CALR register is 0x01E11220.

#### Workaround

None.

Α	В			
Χ				

# 15. SDRAM Controller (SDRAMC)

### 15.1 SDRAM Controller Scrambling Use Limitation

The scrambling or unscrambling feature of the SDRAM Controller (SDRAMC) has a use limitation.

#### Workaround

The read of a scrambled area must be performed with the same type of access done during the write of this area. It is recommended to read and write using 32-bit words.

#### **Affected Silicon Revisions**

Α	В			
Х				

#### 15.2 USB and SDRAM Concurrent Access Issue

USB module functionality is adversely affected with concurrent SDRAM access.

#### Workaround

Ensure that no concurrent module operations when using both SDRAM and USB.

#### **Affected Silicon Revisions**

Α	В			
X	Х			

### 15.3 Operational Voltage

The SDRAM operation at 1.8 VDC is not supported. The recommended operational voltage is 3.3 VDC +/-10%.

#### Workaround

None.

#### Affected Silicon Revisions

Α	В			
Χ	Х			

**Static Memory Controller (SMC)** 

# 16. Static Memory Controller (SMC)

### 16.1 SMC\_WPSR Register Write Protection

When the write protection feature is enabled and a write attempt into a protected register is performed, the Write Protection Violation Source (WPVSRC) bit field in the SMC\_WPSR register does not report the right violation source. As a consequence, the value in the WPVSRC bit field is incorrect. This issue does not affect the write protection feature itself, which is fully functional.

#### Workaround

None.

#### **Affected Silicon Revisions**

Α	В			
Х	Х			

# 17. Serial Synchronous Controller (SSC)

### 17.1 Inverted Left/Right Channels

When the SSC is in Slave mode, the TF signal is derived from the codec and not controlled by the SSC. The SSC transmits the data when detecting the falling edge on the TF signal after the SSC transmission is enabled. In some cases of overflow, a left/right channel inversion may occur. When this occurs, the SSC must be reinitialized.

#### Workaround

Using the SSC in Master mode will ensure that TF is controlled by the SSC and no error occurs. If the SSC must be used in TF Slave mode, the SSC must be started by writing TXEN and RXEN synchronously with the TXSYN flag rising in the SSC\_SR.

#### **Affected Silicon Revisions**

Д	<b>\</b>	В			
X	(				

### 17.2 Unexpected TD Output Delay

An unexpected delay on TD output may occur when the SSC is configured with the following conditions:

- The START bit in the RCMR register = Start on falling edge/Start on Rising edge/Start on any edge
- The FSOS bit in the RFMR register = None (input)
- The START bit in the TCMR register = Receive Start

Under these conditions, an unexpected delay of two or three system clock cycles is added to the TD output.

#### Workaround

None.

#### **Affected Silicon Revisions**

А	В			
X	Х			

**Supply Controller (SUPC)** 

# 18. Supply Controller (SUPC)

#### 18.1 Write-Protection

The SUPC\_WUIR register is not write-protected.

#### Workaround

None.

#### **Affected Silicon Revisions**

Α	В			
X	X			

# 18.2 Programmable Clock Controller

Programmable Clock Outputs, PCK0 and PCK2, selected from the clock generator outputs to drive the device PCK pins are not supported and should not be used.

#### Workaround

Use PCK1.

Table 18-1. Affected Silicon Revisions

Α	В			
Χ	Х			

TWI High-Speed (TWIHS)

# 19. TWI High-Speed (TWIHS)

# 19.1 I<sup>2</sup>C Hold Timing Incompatibility

The TWIHS module is not compatible with  $I^2C$  hold timing. The divider to program the hold time is too short to achieve the expected hold time at high frequency. The achieved time is 227 ns maximum at 150 MHz, instead of the required 300 ns.

#### Workaround

None.

#### Affected Silicon Revisions

Α	В			
Х				

#### 19.2 Clear Command

A bus reset using the CLEAR bit of the TWIHS Control register does not work correctly during a bus busy state.

#### Worksround

Reconfigure the TWCK line in GPIO output and generate nine clock pulses through software to unlock the I<sup>2</sup>C device. After that the TWCK line can be reconfigured as a peripheral line.

#### Affected Silicon Revisions

Α	В			
Х				

# Universal Synchronous Asynchronous Receiver Transm...

# 20. Universal Synchronous Asynchronous Receiver Transmitter (USART)

#### 20.1 Flow Control with DMA

The CTS and RTS signals are not connected to DMA. Therefore, when DMA is used, Flow Control is not supported.

#### Workaround

None.

#### **Affected Silicon Revisions**

А	В			
X	Х			

#### 20.2 Bad Frame Detection

If a bad frame is received (i.e., incorrect baud rate) with the last data bit being sampled at 1, frame error detection does not occur.

#### Workaround

There is no general workaround. When performing baud rate detection with receive part, the transmit frame must be sent with a parity bit set to '0'.

#### **Affected Silicon Revisions**

Α	В			
X	Х			

# 21. USB High-Speed (USBHS)

### 21.1 USBHS Host Does Not Function in Low-Speed Mode

The USB Host does not function in Low-Speed mode.

#### Workaround

None.

#### Affected Silicon Revisions

Α	В			
Χ				

### 21.2 64-pin LQFP Package

The USBHS module does not function in 64-pin LQFP package devices.

#### Workaround

None.

#### **Affected Silicon Revisions**

А	В			
Χ	Х			

## 21.3 NO DMA for Endpoint 7

The DMA feature is not available for Pipe/Endpoint 7.

#### Workaround

None.

#### **Affected Silicon Revisions**

А	В			
Х	Х			

#### 21.4 USBHS Detach Can Fail While SE0 Condition Exists

Detaching the USB device by setting the USBHS\_DEVCTRL\_DETACH bit when a Single-Ended Zero (SE0) condition is present on the USB data lines will cause the USBHS module to enter an unknown state. This issue occurs only in the high-speed operation. Attempting to reattach the device by clearing the USBHS\_DEVCTRL\_DETACH bit will not work.

#### Workaround

When operating in High-Speed mode, ensure that the device detach (USBHS\_DEVCTRL\_DETACH = 1) is followed by a USB module disable (USBHS\_CTRL.USBE = 0). To attach the device, enable the USB module ((USBHS\_CTRL.USBE = 1) and then clear the detach bit (USBHS\_DEVCTRL\_DETACH = 0).

**USB High-Speed (USBHS)** 

### **Affected Silicon Revisions**

Α	В			
Х	Х			

Digital-to-Analog Converter Controller (DA...

# 22. Digital-to-Analog Converter Controller (DACC)

# 22.1 Interpolation Mode

The Interpolation mode that allows Oversampling Ratio (OSR) of 2x, 4x, 8x, 16x, or 32x is not functional.

#### Workaround

None.

#### **Affected Silicon Revisions**

Α	В			
Χ	Х			

**Reset Controller (RSTC)** 

# 23. Reset Controller (RSTC)

# 23.1 Watchdog Reset

With External Reset Length set to 0 (MR.ERSTL= 0) in the Reset Controller Mode register, a Watchdog Reset may cause an Infinite Reset loop.

#### Workaround

To ensure a correct Watchdog Reset of the system, the ERSTL field in the Reset Controller Mode register must be set to a non-zero value (MR.ERSTL >= 1).

#### Affected Silicon Revisions

Α	В			
Х	Х			

**Data Sheet Clarifications** 

### 24. Data Sheet Clarifications

The following typographic corrections and clarifications are to be noted for the latest revision of the device data sheet (DS60001527D):

**Note:** Corrections in tables, registers, and text are shown in **bold**. Where possible, the original bold text formatting has been removed for clarity.

### 24.1 Controller Area Network (MCAN)

The MCAN\_CREL register reset value documented in the data sheet is applicable to devices with silicon revision B. The MCAN\_CREL register reset value for devices with silicon revision A is 0x30130506.

### 24.2 Quad Serial Peripheral Interface (QSPI)

The QSPI in SPI mode does not support the Wait Data Read Before Transfer feature, the WDRBT bit in the SPI Mode Register (SPI\_MR) must be ignored.

**Appendix A: Revision History** 

# 25. Appendix A: Revision History

#### Revision G (12/2020)

Added a new Silicon Issue:

· 23.1 RSTC Watchdog Reset

#### Revision F (02/2020)

Added a new Silicon issue:

• 21.4 USBHS High Speed Detach/Attach

#### Revision E (09/2019)

The following silicon issues were updated with new verbiage:

- 10.8 MCAN Data Bit Timing and Prescaler Register
- 11.1 PIO Line Configuration for AFEC and DACC Analog Inputs

#### Revision D (5/2019)

Updated the Silicon Issue Summary table to be more readable.

The following Silicon Issues were updated:

- · Boundary Scan Mode: Internal Regulator
- XDMAC. TCM Accesses
- FFPI Flash Programming
- PMC Wait Mode Exit Fail from Flash
- SDRAMC SDRAM Controller Scrambling Use Limitation
- SMC SMC WPSR Register Write Protection
- TWIHS: I<sup>2</sup>C Hold Timing Incompatibility
- TWIHS: Clear Command

The following Silicon Issues were added:

- DEVICE: System Performance
- SDRAMC: Operational Voltage

#### Revision C (11/2018)

The following Silicon Issues were added:

- 18.2 Programmable Clock Controller
- · 22.1 Interpolation Mode

The following Data Sheet Clarifications were added:

- Controller Area Network (MCAN)
- Quad Serial Peripheral Interface (QSPI)

#### Revision B (8/2018)

This revision was updated for Revision B silicon.

The following Silicon Issue was added:

13.2 WDRBT

#### Revision A (11/2017)

Initial release of this document.

# The Microchip Web Site

Microchip provides online support via our web site at <a href="www.microchip.com/">www.microchip.com/</a>. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's
  quides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

# **Customer Change Notification Service**

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at <a href="www.microchip.com/">www.microchip.com/</a>. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

# **Customer Support**

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- · Local Sales Office
- Field Application Engineer (FAE)
- · Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: www.microchip.com/support

# **Microchip Devices Code Protection Feature**

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these
  methods, to our knowledge, require using the Microchip products in a manner outside the operating
  specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of
  intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

# **Legal Notice**

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

### **Trademarks**

The Microchip name and logo, the Microchip logo, AnyRate, AVR, AVR logo, AVR Freaks, BeaconThings, BitCloud, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, Heldo, JukeBlox, KeeLoq, KeeLoq logo, Kleer, LANCheck, LINK MD, maXStylus, maXTouch, MediaLB, megaAVR, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, Prochip Designer, QTouch, RightTouch, SAM-BA, SpyNIC, SST, SST Logo, SuperFlash, tinyAVR, UNI/O, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, EtherSynch, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and Quiet-Wire are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BodyCom, chipKIT, chipKIT logo, CodeGuard, CryptoAuthentication, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, Mindi, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PureSilicon, QMatrix, RightTouch logo, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2017, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-5224-7034-2

# **Quality Management System Certified by DNV**

#### ISO/TS 16949

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



# **Worldwide Sales and Service**

AMERICAS	ASIA/PACIFIC	ASIA/PACIFIC	EUROPE
Corporate Office	Asia Pacific Office	China - Xiamen	Austria - Wels
2355 West Chandler Blvd.	Suites 3707-14, 37th Floor	Tel: 86-592-2388138	Tel: 43-7242-2244-39
Chandler, AZ 85224-6199	Tower 6, The Gateway	Fax: 86-592-2388130	Fax: 43-7242-2244-393
Tel: 480-792-7200	Harbour City, Kowloon	China - Zhuhai	Denmark - Copenhagen
Fax: 480-792-7277	Hong Kong	Tel: 86-756-3210040	Tel: 45-4450-2828
Technical Support:	Tel: 852-2943-5100	Fax: 86-756-3210049	Fax: 45-4485-2829
http://www.microchip.com/	Fax: 852-2401-3431	India - Bangalore	Finland - Espoo
support	Australia - Sydney	Tel: 91-80-3090-4444	Tel: 358-9-4520-820
Web Address:	Tel: 61-2-9868-6733	Fax: 91-80-3090-4123	France - Paris
www.microchip.com	Fax: 61-2-9868-6755	India - New Delhi	Tel: 33-1-69-53-63-20
Atlanta	China - Beijing	Tel: 91-11-4160-8631	Fax: 33-1-69-30-90-79
Duluth, GA	Tel: 86-10-8569-7000	Fax: 91-11-4160-8632	France - Saint Cloud
Tel: 678-957-9614	Fax: 86-10-8528-2104	India - Pune	Tel: 33-1-30-60-70-00
Fax: 678-957-1455	China - Chengdu	Tel: 91-20-3019-1500	Germany - Garching
Austin, TX	Tel: 86-28-8665-5511	Japan - Osaka	Tel: 49-8931-9700
Tel: 512-257-3370	Fax: 86-28-8665-7889	Tel: 81-6-6152-7160	Germany - Haan
Boston	China - Chongqing	Fax: 81-6-6152-9310	Tel: 49-2129-3766400
Westborough, MA	Tel: 86-23-8980-9588	Japan - Tokyo	Germany - Heilbronn
Tel: 774-760-0087	Fax: 86-23-8980-9500	Tel: 81-3-6880- 3770	Tel: 49-7131-67-3636
Fax: 774-760-0088	China - Dongguan	Fax: 81-3-6880-3771	Germany - Karlsruhe
Chicago	Tel: 86-769-8702-9880	Korea - Daegu	Tel: 49-721-625370
Itasca, IL	China - Guangzhou	Tel: 82-53-744-4301	Germany - Munich
Tel: 630-285-0071	Tel: 86-20-8755-8029	Fax: 82-53-744-4302	Tel: 49-89-627-144-0
Fax: 630-285-0075	China - Hangzhou	Korea - Seoul	Fax: 49-89-627-144-44
Dallas	Tel: 86-571-8792-8115	Tel: 82-2-554-7200	Germany - Rosenheim
Addison, TX	Fax: 86-571-8792-8116	Fax: 82-2-558-5932 or	Tel: 49-8031-354-560
Tel: 972-818-7423	China - Hong Kong SAR	82-2-558-5934	Israel - Ra'anana
Fax: 972-818-2924	Tel: 852-2943-5100	Malaysia - Kuala Lumpur	Tel: 972-9-744-7705
Detroit	Fax: 852-2401-3431	Tel: 60-3-6201-9857	Italy - Milan
Novi, MI	China - Nanjing	Fax: 60-3-6201-9859	Tel: 39-0331-742611
Tel: 248-848-4000	Tel: 86-25-8473-2460	Malaysia - Penang	Fax: 39-0331-466781
Houston, TX	Fax: 86-25-8473-2470	Tel: 60-4-227-8870	Italy - Padova
Tel: 281-894-5983	China - Qingdao	Fax: 60-4-227-4068	Tel: 39-049-7625286
Indianapolis	Tel: 86-532-8502-7355	Philippines - Manila	Netherlands - Drunen
Noblesville, IN	Fax: 86-532-8502-7205	Tel: 63-2-634-9065	Tel: 31-416-690399
Tel: 317-773-8323	China - Shanghai	Fax: 63-2-634-9069	Fax: 31-416-690340
Fax: 317-773-5453 Tel: 317-536-2380	Tel: 86-21-3326-8000 Fax: 86-21-3326-8021	Singapore Tel: 65-6334-8870	Norway - Trondheim Tel: 47-7289-7561
Los Angeles		Fax: 65-6334-8850	Poland - Warsaw
Mission Viejo, CA	China - Shenyang Tel: 86-24-2334-2829	Taiwan - Hsin Chu	Tel: 48-22-3325737
Tel: 949-462-9523	Fax: 86-24-2334-2393	Tel: 886-3-5778-366	Romania - Bucharest
Fax: 949-462-9608	China - Shenzhen	Fax: 886-3-5770-955	Tel: 40-21-407-87-50
Tel: 951-273-7800	Tel: 86-755-8864-2200	Taiwan - Kaohsiung	Spain - Madrid
Raleigh, NC	Fax: 86-755-8203-1760	Tel: 886-7-213-7830	Tel: 34-91-708-08-90
Tel: 919-844-7510	China - Wuhan	Taiwan - Taipei	Fax: 34-91-708-08-91
New York, NY	Tel: 86-27-5980-5300	Tel: 886-2-2508-8600	Sweden - Gothenberg
Tel: 631-435-6000	Fax: 86-27-5980-5118	Fax: 886-2-2508-0102	Tel: 46-31-704-60-40
San Jose, CA	China - Xian	Thailand - Bangkok	Sweden - Stockholm
Tel: 408-735-9110	Tel: 86-29-8833-7252	Tel: 66-2-694-1351	Tel: 46-8-5090-4654
Tel: 408-436-4270	Fax: 86-29-8833-7256	Fax: 66-2-694-1350	UK - Wokingham
Canada - Toronto	. 37. 55 25 5500 7200	. ax. 33 2 33 7 1000	Tel: 44-118-921-5800
Tel: 905-695-1980			Fax: 44-118-921-5820
Fax: 905-695-2078			. 3 11 113 321 3023
·· <del></del>			

#### SYST-31TOFH329 - ERRATA - SAM E70/S70/V70/V71 Family Silicon Errata and Data Sheet Clarification

#### Affected Catalog Part Numbers(CPN)

ATSAME70J19A-AN

ATSAME70J19A-ANT

ATSAME70J19B-AN

ATSAME70J19B-ANT

ATSAME70J20A-AN

ATSAME70J20A-ANT

ATSAME70J20B-AN

ATSAME70J20B-ANT

ATSAME70J21A-AN

ATSAME70J21A-ANT

ATSAME70J21B-AN

ATSAME70J21B-ANT

ATSAME70N19A-AN

ATSAME70N19A-ANT

ATSAME70N19A-CN

ATSAME70N19A-CNN02

ATSAME70N19A-CNT

ATSAME70N19B-AN

ATSAME70N19B-ANT

ATSAME70N19B-CN

ATSAME70N19B-CNN01

ATSAME70N19B-CNT

ATSAME70N20A-AN

ATSAME70N20A-ANT

ATSAME70N20A-CN

ATSAME70N20A-CNN03

ATSAME70N20A-CNT

ATSAME70N20A-CUN01

ATSAME70N20B-AN

ATSAME70N20B-ANT

ATSAME70N20B-CN

ATSAME70N20B-CNT

ATSAME70N20B-CUN01

ATSAME70N21A-AN

ATSAME70N21A-ANT

ATSAME70N21A-CN

ATSAME70N21A-CNT

ATSAME70N21B-AN

ATSAME70N21B-ANT

ATSAME70N21B-CN

ATSAME70N21B-CNT

ATSAME70Q19A-AN

ATSAME70Q19A-ANT

ATSAME70Q19A-CFN

ATSAME70Q19A-CFNT

ATSAME70Q19A-CN

ATSAME70Q19A-CNT

ATSAME70Q19B-AN

ATSAME70Q19B-ANT

ATSAME70Q19B-CFN

ATSAME70Q19B-CFNT

ATSAME70Q19B-CN

ATSAME70Q19B-CNT

ATSAME70Q20A-AN

ATSAME70Q20A-ANT

ATSAME70Q20A-CFN

ATSAME70Q20A-CFNT

ATSAME70Q20A-CN

ATSAME70Q20A-CNT

ATSAME70Q20B-AN

ATSAME70Q20B-ANT

ATSAME70Q20B-CFN

ATSAME70Q20B-CFNT

ATSAME70Q20B-CN

ATSAME70Q20B-CNT

ATSAME70Q21A-AN

ATSAME70Q21A-ANT

ATSAME70Q21A-CFN

ATSAME70Q21A-CFNT

ATSAME70Q21A-CN

ATSAME70Q21A-CNN01

ATSAME70Q21A-CNT

ATSAME70Q21B-AN

ATSAME70Q21B-ANT

ATSAME70Q21B-CFN

ATSAME70Q21B-CFNT

ATSAME70Q21B-CN

ATSAME70Q21B-CNT

ATSAMS70J19A-AN

ATSAMS70J19A-ANT

ATSAMS70J19A-MN

ATSAMS70J19A-MNT

ATSAMS70J19B-AN

ATSAMS70J19B-ANT

ATSAMS70J19B-MN

ATSAMS70J20A-AN

ATSAMS70J20A-ANT

ATSAMS70J20A-MN

ATSAMS70J20A-MNT

ATSAMS70J20B-AN

ATSAMS70J20B-ANT

ATSAMS70J20B-MN

ATSAMS70J20B-MNT

ATSAMS70J21A-AN

ATSAMS70J21A-ANT

ATSAMS70J21A-MN

ATSAMS70J21A-MNT

ATSAMS70J21B-AN

ATSAMS70J21B-ANT

ATSAMS70J21B-MN

ATSAMS70J21B-MNT

ATSAMS70N19A-AN

ATSAMS70N19A-ANT

ATSAMS70N19A-CFN

ATSAMS70N19A-CFNT

ATSAMS70N19A-CN

ATSAMS70N19A-CNT

ATSAMS70N19B-AN

ATSAMS70N19B-ANT

ATSAMS70N19B-CFN

.\_\_...

ATSAMS70N19B-CFNT

ATSAMS70N19B-CN

ATSAMS70N19B-CNT

ATSAMS70N20A-AN

ATSAMS70N20A-ANT

ATSAMS70N20A-CFN

ATSAMS70N20A-CFNT

ATSAMS70N20A-CN

ATSAMS70N20A-CNT

ATSAMS70N20B-AN

ATSAMS70N20B-ANT

ATSAMS70N20B-CFN

ATSAMS70N20B-CFNT

ATSAMS70N20B-CN

ATSAMS70N20B-CNT

ATSAMS70N21A-AN

ATSAMS70N21A-ANT

ATSAMS70N21A-CFN

ATSAMS70N21A-CFNT

ATSAMS70N21A-CN

ATSAMS70N21A-CNT

ATSAMS70N21B-AN

ATSAMS70N21B-ANT

ATSAMS70N21B-CFN

ATSAMS70N21B-CFNT

ATSAMS70N21B-CN

ATSAMS70N21B-CNT

ATSAMS70Q19A-AN

ATSAMS70Q19A-AN-101

ATSAMS70Q19A-ANT

ATSAMS70Q19A-CFN

ATSAMS70Q19A-CFNT

ATSAMS70Q19A-CN

ATSAMS70Q19A-CNT

ATSAMS70Q19B-AN

ATSAMS70Q19B-ANT

ATSAMS70Q19B-CFN

ATSAMS70Q19B-CFNT

ATSAMS70Q19B-CN

ATSAMS70Q19B-CNT

ATSAMS70Q20A-AN

ATSAMS70Q20A-ANT

ATSAMS70Q20A-CFN

ATSAMS70Q20A-CFNT

ATSAMS70Q20A-CN

ATSAMS70Q20A-CNT

ATSAMS70Q20B-AN

ATSAMS70Q20B-ANT

ATSAMS70Q20B-CFN

ATSAMS70Q20B-CFNT

ATSAMS70Q20B-CN

ATSAMS70Q20B-CNT

ATSAMS70Q21A-AN

ATSAMS70Q21A-ANT

ATSAMS70Q21A-CFN

ATSAMS70Q21A-CFNT

ATSAMS70Q21A-CN

ATSAMS70Q21A-CNT

ATSAMS70Q21B-AN

ATSAMS70Q21B-ANT

ATSAMS70Q21B-CFN

ATSAMS70Q21B-CFNT

ATSAMS70Q21B-CN ATSAMS70Q21B-CNT

ATSAMV70J19B-AAB

ATSAMV70J19B-AABT

ATSAMV70J20B-AAB

ATSAMV70J20B-AABT

ATSAMV70N19B-AAB

ATSAMV70N19B-AABT

ATSAMV70N19B-CB

ATSAMV70N19B-CBT

ATSAMV70N20A-CBT

ATSAMV70N20B-AAB

ATSAMV70N20B-AABT

ATSAMV70N20B-CB

ATSAMV70N20B-CBT

ATSAMV70N20B-CBTV08

ATSAMV70N20B-CBTV12

ATSAMV70Q19B-AAB

ATSAMV70Q19B-AABT

ATSAMV70Q19B-AABTV07

ATSAMV70Q19B-CB

ATSAMV70Q19B-CBT

ATSAMV70Q19B-CBTV01

ATSAMV70Q19B-CBTV02

ATSAMV70Q19B-CBTV03

ATSAMV70Q19B-CBTVAO

ATSAMV70Q19B-CBV02

ATSAMV70Q20B-AAB

ATSAMV70Q20B-AABT

ATSAMV70Q20B-AABTV10

ATSAMV70Q20B-AABV10

ATSAMV70Q20B-CB

ATSAMV70Q20B-CBT

ATSAMV70Q20B-CBTVAO

ATSAMV70Q20B-CBVAO

ATSAMV71J19B-AAB

ATSAMV71J19B-AABT

ATSAMV71J20B-AAB

ATSAMV71J20B-AABT

ATSAMV71J21B-AAB

ATSAMV71J21B-AAB-ES2

ATSAMV71J21B-AABT

ATSAMV71J21B-AABTV16

ATSAMV71J21B-AABTV18

ATSAMV71J21B-AABTVAO

ATSAMV71N19B-AAB

ATSAMV71N19B-AABT

ATSAMV71N19B-AABTV01

ATSAMV71N19B-AABTV04

ATSAMV71N19B-CB

ATSAMV71N19B-CBT

ATSAMV71N20B-AAB

ATSAMV71N20B-AABT

ATSAMV71N20B-AABTVAO

ATSAMV71N20B-AABV14

ATSAMV71N20B-CB

ATSAMV71N20B-CBT

ATSAMV71N20B-CBTV03

ATSAMV71N21B-AAB

ATSAMV71N21B-AABT

ATSAMV71N21B-CB

ATSAMV71N21B-CBT

ATSAMV71N21B-CBTV02

ATSAMV71N21B-CBTV09

ATSAMV71N21B-CBTV15

ATSAMV71N21B-CBV06

ATSAMV71N21B-CBV11

ATSAMV71Q19B-AAB

ATSAMV71Q19B-AABT

ATSAMV71Q19B-CB

ATSAMV71Q19B-CBT

ATSAMV71Q20B-AAB

ATSAMV71Q20B-AABT

ATSAMV71Q20B-AABTV17

ATSAMV71Q20B-AABV17

ATSAMV71Q20B-CB

ATSAMV71Q20B-CBT

ATSAMV71Q21B-AAB

ATSAMV71Q21B-AABT

ATSAMV71Q21B-AABTV13

ATSAMV71Q21B-AABTV19

ATSAMV71Q21B-CB

ATSAMV71Q21B-CBT

ATSAMV71Q21B-CBTV05

SAMV71Q21RT-DHB-E

SAMV71Q21RT-DHB-GRC

SAMV71Q21RT-DHB-HC

SAMV71Q21RT-DHB-MQ

SAMV71Q21RT-DHB-SV

SAMV71Q21RT-H8X-ENG

SAMV71Q21RT-H8X-HP

SAMV71Q21RT-H8X-SN