

Cypress Semiconductor Corporation, 198 Champion Court, San Jose, CA 95134. Tel: (408) 943-6200

## PRODUCT CHANGE NOTIFICATION

**PCN**:PCN201006 **Date**: March 12, 2020

**Subject:** Qualification of UMC as an Alternate Wafer Fab Site for Select Industrial-Grade 8Mb MoBL™ SRAM Products

**To:** PCN Coordinator PCN Coordinator

**FUTURE** 

PCN.System@Future.ca

## **Description of Change:**

Cypress announces the qualification of UMC's 65nm (No. 3, Li-Hsin 2nd Rd., Hsinchu Science Park, Hsinchu, Taiwan, R.O.C.) as an alternate wafer fab site for select 90nm 1.65V – 3.6V industrial grade 8Mb MoBL<sup>TM</sup> products. The 65nm products are drop-in replacement parts and form, fit, and function compatible with the 90nm 8Mb Async MoBL<sup>TM</sup> SRAM products manufactured at SkyWater, Minnesota.

There are some updates to certain DC specifications, including a revision in the  $V_{CC}$  operating supply current at f = 1 MHz ( $I_{CC}$ ) at 85°C from 3mA to 7mA and data retention current ( $I_{CCDR}$ ) at 85°C from 5µA to 8µA for the 3.0V device and from 3µA to 9µA for the 1.8V device. The updated product datasheets are attached to this notification and can be downloaded from the Cypress Website (<a href="https://www.cypress.com">www.cypress.com</a>). There is no change to the existing marketing part numbers.

## **Benefit of Change:**

Qualification of alternate manufacturing sites and technologies is part of Cypress' ongoing flexible manufacturing initiative. The goal of the flexible manufacturing initiative is to provide the means for Cypress to continue to meet delivery commitments through dynamic, changing market conditions.

## Part Numbers Affected: 22

See the attached 'Affected Parts List' file for a list of all part numbers affected by this change. Note that any new parts that are introduced after the publication of this PCN will include all changes outlined in this PCN.

## **Qualification Status:**

This technology has been qualified through a series of tests documented in the Qualification Test Plan QTP#193601. This qualification report can be found as an attachment to this PCN or by visiting www.cypress.com and typing the QTP number in the keyword search window.

## Sample Status:

Qualification samples may not be built ahead of time for all part numbers affected by this change. Please review the attached 'Affected Parts List' file for a list of affected part numbers with their associated sample ordering part numbers. If you require qualification samples, please contact your local Cypress Sales Representative as soon as possible, preferably within 30 days of the date of this PCN, to place any sample orders.

## **Approximate Implementation Date:**

Effective 90 days from the date of this notification, all shipments of the affected part numbers will be fabricated at either SkyWater or UMC.

## **Anticipated Impact:**

None anticipated. Products manufactured at UMC are completely compatible with existing product from form, fit, functional, parametric, and quality performance perspectives.

Cypress also recommends that customers take this opportunity to review these changes against current application notes, system design considerations and customer environment conditions to assess impact (if any) to their application.

## **Method of Identification:**

Cypress maintains traceability of product to wafer level, including wafer fabrication location, through the lot number marked on the package.

## **Response Required:**

No response is required.

For additional information regarding this change, contact your local sales representative or contact the PCN Administrator at <a href="mailto:pcn adm@cypress.com">pcn adm@cypress.com</a>.

Sincerely, Cypress PCN Administration



# 8-Mbit (512K × 16) Static RAM

## **Features**

■ Thin small outline package (TSOP) I package configurable as 512K × 16 or 1M × 8 static RAM (SRAM)

■ High speed: 45 ns

■ Temperature ranges

□ Industrial: -40 °C to +85 °C □ Automotive-A: -40 °C to +85 °C □ Automotive-E: -40 °C to +125 °C

■ Wide voltage range: 2.20 V to 3.60 V

■ Pin compatible with CY62157DV30

■ Ultra low standby power

Typical standby current: 2 μA

Maximum standby current: 8 μA (Industrial)

■ Ultra low active power

□ Typical active current: 6 mA at f = 1 MHz

■ Easy memory expansion with  $\overline{CE}_1$ ,  $CE_2$ , and  $\overline{OE}$  features

■ Automatic power down when deselected

Complementary Metal Oxide Semiconductor (CMOS) for optimum speed and power

Available in Pb-free and non Pb-free 48-ball very fine-pitch ball grid array (VFBGA), Pb-free 44-pin thin small outline package (TSOP) II and 48-pin TSOP I packages

## **Functional Description**


The CY62157EV30 is a high performance CMOS static RAM organized as 512K words by 16 bits. This device features advanced circuit design to provide ultra low active current. This is ideal for providing More Battery Life  $^{\text{TM}}$  (MoBL $^{\text{IM}}$ ) in portable applications such as cellular telephones. The device also has an automatic power down feature that significantly reduces power consumption when addresses are not toggling. Place the device into standby mode when deselected (CE<sub>1</sub> HIGH or CE<sub>2</sub> LOW or both BHE and BLE are HIGH). The input or output pins (I/O0 through I/O15) are placed in a high impedance state when the device is deselected (CE1HIGH or CE2 LOW), the outputs are disabled (OE HIGH), Byte High Enable and Byte Low Enable are disabled (BHE, BLE HIGH), or a write operation is active (CE1 LOW, CE2 HIGH and WE LOW).

To write to the device, take Chip Enable ( $\overline{\text{CE}_1}$  LOW and CE<sub>2</sub> HIGH) and Write Enable ( $\overline{\text{WE}}$ ) inputs LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O<sub>0</sub> through I/O<sub>7</sub>) is written into the location specified on the address pins (A<sub>0</sub> through A<sub>18</sub>). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O<sub>8</sub> through I/O<sub>15</sub>) is written into the location specified on the address pins (A<sub>0</sub> through A<sub>18</sub>).

To read from the device, tak<u>e</u> Chip Enable ( $\overline{\text{CE}}_1$  LOW and CE<sub>2</sub> HIGH) and Output Enable ( $\overline{\text{OE}}$ ) LOW while forcing the Write Enable ( $\overline{\text{WE}}$ ) HIGH. If Byte Low Enable ( $\overline{\text{BLE}}$ ) is LOW, then data from the memory location specified by the address pins appear on I/O<sub>0</sub> to I/O<sub>7</sub>. If Byte High Enable (BHE) is LOW, then data from memory appears on I/O<sub>8</sub> to I/O<sub>15</sub>. See Truth Table on page 13 for a complete description of read and write modes.

For a complete list of related documentation, click here.

# **Logic Block Diagram**



# **CY62157EV30 MoBL**



## **Contents**

Pin Configurations	3
Product Portfolio	3
Maximum Ratings	4
Operating Range	4
Electrical Characteristics	
Capacitance	5
Thermal Resistance	
AC Test Loads and Waveforms	5
Data Retention Characteristics	6
Data Retention Waveform	6
Switching Characteristics	7
Switching Waveforms	
Truth Table	

Ordering Information	14
Ordering Code Definitions	14
Package Diagrams	
Acronyms	18
Document Conventions	18
Units of Measure	18
Document History Page	19
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	23
Products	
PSoC® Solutions	23
Cypress Developer Community	23
Technical Support	
• •	



## **Pin Configurations**

Figure 1. 48-ball VFBGA pinout (Top View) [1]




Figure 2. 44-pin TSOP II pinout (Top View) [2]





Figure 3. 48-pin TSOP I pinout (Top View) [1, 3]



## **Product Portfolio**

							Р	ower Di	ssipatio	n	
Product	Range	V <sub>CC</sub> Range (V)			Speed (ns)	Operating I <sub>CC</sub> , (mA			A)	Standby, I <sub>SB</sub>	
Floduct	Nange	(,		f = 1 MHz		f = f <sub>max</sub>		(μ <b>Α</b> )			
		Min	Min Typ <sup>[4]</sup> Max			Typ <sup>[4]</sup>	Max	Typ <sup>[4]</sup>	Max	Typ <sup>[4]</sup>	Max
CY62157EV30LL	Industrial/Automotive-A	2.2	2.2 3.0 3.6		45	6	7	18	25	2	8
	Automotive-E	2.2	3.0	3.6	55	1.8	4	18	35	2	30

- NC pins are not connected on the die.
- The <u>44-pin</u> TSOP II package has only one chip enable ( $\overline{\text{CE}}$ ) pin.

  The BYTE pin in the <u>48-pin</u> TSOP I package must be tied HIGH to use the device as a <u>512K × 16 SRAM</u>. The 48-pin TSOP I package can also be used as a 1M × 8 SRAM by tying the BYTE signal LOW. In the 1M × 8 configuration, Pin 45 is A19, while BHE, BLE and I/O<sub>8</sub> to I/O<sub>14</sub> pins are not used.

  Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ)</sub>, T<sub>A</sub> = 25 °C.



## **Maximum Ratings**

Exceeding the maximum ratings may impair the useful life of the device. User guidelines are not tested.

Ambient Temperature Supply Voltage to Ground Potential ......-0.3 V to 3.9 V (V<sub>CCmax</sub> + 0.3 V) DC Voltage Applied to Outputs in High Z State  $^{[5, 6]}$  .....-0.3 V to 3.9 V (V<sub>CCmax</sub> + 0.3 V)

DC Input Voltage  $^{[5, 6]}$  ......-0.3 V to 3.9 V ( $V_{CC max}$  + 0.3 V)

Output Current into Outputs (LOW)	20 mA
Static Discharge Voltage	
(MIL-STD-883, Method 3015)>	2001 V
Latch-Up Current>	200 mA

## **Operating Range**

Device	Range	Ambient Temperature	V <sub>CC</sub> <sup>[7]</sup>
CY62157EV30LL	Industrial / Automotive-A		2.2 V to 3.6 V
	Automotive-E	–40 °C to +125 °C	

## **Electrical Characteristics**

Over the Operating Range

Parameter	Description	Test Co	nditions	45 A	45 ns (Industrial/ Automotive-A)			55 ns (Automotive-E)			
	·			Min	Typ <sup>[8]</sup>	Max	Min	Typ <sup>[8]</sup>	Max		
V <sub>OH</sub>	Output HIGH voltage	$I_{OH} = -0.1 \text{ mA}$		2.0	_	_	2.0	-	_	V	
		$I_{OH} = -1.0 \text{ mA}, V$	/ <sub>CC</sub> ≥2.70 V	2.4	-	_	2.4	-	ı	V	
$V_{OL}$	Output LOW voltage	$I_{OL} = 0.1 \text{ mA}$		ı	ı	0.4	ı	ı	0.4	V	
		$I_{OL}$ = 2.1 mA, $V_{C}$	<sub>C</sub> ≥2.70 V	ı	ı	0.4	1	-	0.4	V	
V <sub>IH</sub>	Input HIGH voltage	$V_{CC} = 2.2 \text{ V to } 2.$	7 V	1.8	_	V <sub>CC</sub> + 0.3	1.8	_	V <sub>CC</sub> + 0.3	٧	
		$V_{CC} = 2.7 \text{ V to } 3.$	6 V	2.2	_	V <sub>CC</sub> + 0.3	2.2	-	V <sub>CC</sub> + 0.3	٧	
V <sub>IL</sub>	Input LOW voltage	$V_{CC} = 2.2 \text{ V to } 2.$	7 V	-0.3	-	0.6	-0.3	-	0.6	V	
		$V_{CC} = 2.7 \text{ V to } 3.$	6 V	-0.3	_	0.8	-0.3	_	0.8	V	
I <sub>IX</sub>	Input leakage current	$GND \le V_1 \le V_{CC}$		-1	_	+1	-4	_	+4	μΑ	
loz	Output leakage current	GND $\leq V_0 \leq V_{CC}$	Output Disabled	-1	_	+1	-4	_	+4	μΑ	
Icc	V <sub>CC</sub> operating supply	$f = f_{max} = 1/t_{RC}$	$V_{CC} = V_{CCmax}$	-	18	25	_	18	35	mΑ	
	current	f = 1 MHz	I <sub>OUT</sub> = 0 mA CMOS levels	-	6	7	-	1.8	4		
<sup>[9]</sup>	Automatic CE power down current – CMOS inputs	$\overline{\text{CE}}_1 \ge \text{V}_{\text{CC}} - 0.2 \text{ V or CE}_2 \le 0.2 \text{ V}$ or $(\overline{\text{BHE}} \text{ and } \overline{\text{BLE}}) \ge \text{V}_{\text{CC}} - 0.2 \text{ V}$ , $\text{V}_{\text{IN}} \ge \text{V}_{\text{CC}} - 0.2 \text{ V}$ , $\text{f} = f_{\text{max}} (\overline{\text{Address and Data Only}})$ , $\text{f} = 0 (\overline{\text{OE}} \text{ and } \overline{\text{WE}})$ , $\text{V}_{\text{CC}} = 3.60 \text{ V}$		-	2	8	-	2	30	μΑ	
I <sub>SB2</sub> <sup>[9]</sup>	Automatic CE power down current – CMOS inputs		V or $CE_2 \le 0.2 \text{ V}$ $E \ge V_{CC} - 0.2 \text{ V},$ V or $V_{IN} \le 0.2 \text{ V},$	ı	2	8	ı	2	30	μА	

- Notes
  V<sub>IL(min)</sub> = -2.0 V for pulse durations less than 20 ns.
  V<sub>IL(min)</sub> = V<sub>CC</sub> + 0.75 V for pulse durations less than 20 ns.
  Full device AC operation assumes a 100 μs ramp time from 0 to V<sub>CC</sub>(min) and 200 μs wait time after V<sub>CC</sub> stabilization.
  Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ)</sub>, T<sub>A</sub> = 25 °C.
  Chip enables (CE<sub>1</sub> and CE<sub>2</sub>), byte enables (BHE and BLE) and BYTE (48-pin TSOP I only) need to be tied to CMOS levels to meet the I<sub>SB1</sub> / I<sub>SB2</sub> / I<sub>CCDR</sub> spec. Other inputs can be left floating.



# Capacitance


Parameter [10]	Description	Description Test Conditions			
C <sub>IN</sub>	Input capacitance	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz}, V_{CC} = V_{CC(typ)}$	10	pF	
C <sub>OUT</sub>	Output capacitance		10	pF	

## **Thermal Resistance**

	Parameter <sup>[10]</sup>	Description	Test Conditions	48-ball BGA	48-pin TSOP I	44-pin TSOP II	Unit
(	<sup>⊕</sup> JA	(junction to ambient)	Still air, soldered on a 3 × 4.5 inch, four-layer printed circuit	36.92	60.07	65.91	°C/W
(	<sup>©</sup> JC	Thermal resistance (junction to case)	board	13.55	9.73	13.96	°C/W

## **AC Test Loads and Waveforms**

Figure 4. AC Test Loads and Waveforms



Parameters	2.5 V	3.0 V	Unit
R1	16667	1103	Ω
R2	15385	1554	Ω
R <sub>TH</sub>	8000	645	Ω
V <sub>TH</sub>	1.20	1.75	V

### Note

<sup>10.</sup> Tested initially and after any design or process changes that may affect these parameters.




## **Data Retention Characteristics**

Over the Operating Range

Parameter	Description	Condition	s	Min	Тур [11]	Max	Unit
$V_{DR}$	V <sub>CC</sub> for data retention			1.5	-	-	٧
I <sub>CCDR</sub> [12]	Data retention current	V <sub>CC</sub> = 1.5 V,	Industrial / Automotive-A	_	3.2	8	μΑ
		$\overline{CE}_1 \ge V_{CC} - 0.2 \text{ V, } CE_2 \le 0.2 \text{ V,}$	Automotive-E	_	_	30	
		$(\overline{BHE} \text{ and } \overline{BLE}) \ge V_{CC} - 0.2 \text{ V},$					
		$V_{IN} \ge V_{CC} - 0.2 \text{ V or } V_{IN} \le 0.2 \text{ V}$					
t <sub>CDR</sub> <sup>[13]</sup>	Chip deselect to data retention time			0	_		ns
t <sub>R</sub> [14]	Operation recovery time		CY62157EV30LL-45	45	_	-	ns
			CY62157EV30LL-55	55	_	_	

## **Data Retention Waveform**

Figure 5. Data Retention Waveform [15]



- 11. Typical values <u>are</u> included for reference onl<u>v and are not guaranteed</u> or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ)</sub>, T<sub>A</sub> = 25 °C.

  12. Chip enables (CE₁ and CE₂), byte enables (BHE and BLE) and BYTE (48-pin TSOP I only) need to be tied to CMOS levels to meet the I<sub>SB1</sub> / I<sub>SB2</sub> / I<sub>CCDR</sub> spec. Other inputs can be left floating.

  13. Tested initially and after any design or process changes that may affect these parameters.

  14. Full device operation requires linear V<sub>CC</sub> ramp from V<sub>DR</sub> to V<sub>CC(min)</sub> ≥ 100 µs or stable at V<sub>CC(min)</sub> ≥ 100 µs.

  15. BHE.BLE is the AND of both BHE and BLE. Deselect the chip by either disabling chip enable signals or by disabling both BHE and BLE.



## **Switching Characteristics**

Over the Operating Range

Parameter <sup>[16, 17]</sup>	Description	45 ns (lı Autom	ndustrial/ otive-A)	55 ns (Aut	Unit	
	•	Min	Max	Min	Max	
Read Cycle			•	•	-	•
t <sub>RC</sub>	Read cycle time	45	_	55	_	ns
t <sub>AA</sub>	Address to data valid	_	45	_	55	ns
t <sub>OHA</sub>	Data hold from address change	10	-	10	_	ns
t <sub>ACE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to data valid	_	45	-	55	ns
t <sub>DOE</sub>	OE LOW to data valid	_	22	-	25	ns
t <sub>LZOE</sub>	OE LOW to Low Z <sup>[18]</sup>	5	_	5	-	ns
t-IZOE	OE HIGH to High Z <sup>[18, 19]</sup>	_	18	-	20	ns
t <sub>LZCE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to Low Z <sup>[18]</sup>	10	_	10	_	ns
t-rzce	CE <sub>1</sub> HIGH and CE <sub>2</sub> LOW to High Z <sup>[18, 19]</sup>	_	18	-	20	ns
t <sub>PU</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to power up	0	_	0	-	ns
t <sub>PD</sub>	CE <sub>1</sub> HIGH and CE <sub>2</sub> LOW to power down	_	45	-	55	ns
t <sub>DBE</sub>	BLE/BHE LOW to data valid	_	45	-	55	ns
t <sub>LZBE</sub>	BLE/BHE LOW to Low Z <sup>[18, 20]</sup>	5	-	10	_	ns
t <sub>HZBE</sub>	BLE/BHE HIGH to High Z <sup>[18, 19]</sup>	_	18	-	20	ns
Write Cycle [21, 22	2]	·				
t <sub>WC</sub>	Write cycle time	45	_	55	-	ns
t <sub>SCE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to write end	35	-	40	_	ns
t <sub>AVV</sub>	Address setup to write end	35	_	40	-	ns
t <sub>HA</sub>	Address hold from write end	0	-	0	_	ns
t <sub>SA</sub>	Address setup to write start	0	_	0	-	ns
t <sub>PWE</sub>	WE pulse width	35	-	40	_	ns
t <sub>BW</sub>	BLE/BHE LOW to write end	35	_	40	-	ns
t <sub>SD</sub>	Data setup to write end	25	_	25	-	ns
t <sub>HD</sub>	Data hold from write end	0	_	0	-	ns
t <sub>HZWE</sub>	WE LOW to High Z <sup>[18, 19]</sup>	_	18	-	20	ns
t <sub>LZWE</sub>	WE HIGH to Low Z <sup>[18]</sup>	10	_	10	_	ns

<sup>16.</sup> Test conditions for all parameters other than tri-state parameters assume signal transition time of 3 ns or less, timing reference levels of V<sub>CC(typ)</sub>/2, input pulse levels of 0 to V<sub>CC(typ)</sub>, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> as shown in the Figure 4 on page 5.

17. In an earlier revision of this device, under a specific application condition, READ and WRITE operations were limited to switching of the byte enable and/or chip enable signals as described in the Application Notes AN13842 and AN66311. However, the issue has been fixed and in production now, and hence, these Application Notes are no longer applicable. They are available for download on our website as they contain information on the date code of the parts, beyond which the fix has been in production.

<sup>18.</sup> At any temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZE</sub>, t<sub>HZBE</sub> is less than t<sub>LZE</sub>, t<sub>HZCE</sub> is less than t<sub>LZOE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZWE</sub> for any device.

19. t<sub>HZCE</sub>, t<sub>HZEE</sub>, and t<sub>HZWE</sub> transitions are measured when the outputs enter a high-impedance state.

20. If both byte enables are toggled together, this value is 10 ns.

<sup>21.</sup> The internal write time of the memory is defined by the overlap of WE, CE = V<sub>IL</sub>, BHE, BLE or both = V<sub>IL</sub>, and CE<sub>2</sub> = V<sub>IH</sub>. All signals must be active to initiate a write and any of these signals can terminate a write by going inactive. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write.

<sup>22.</sup> The minimum write cycle time for Write Cycle No. 3 (WE Controlled, OE LOW) should be equal to the sum of tsD and thzws.



# **Switching Waveforms**

Figure 6. Read Cycle No. 1 (Address Transition Controlled) [23, 24]






Figure 7. Read Cycle No. 2 (OE Controlled) [24, 25]



<sup>23.</sup> The device is continuously selected.  $\overline{\text{OE}}$ ,  $\overline{\text{CE}}_1 = \text{V}_{\text{IL}}$ ,  $\overline{\text{BHE}}$ ,  $\overline{\text{BLE}}$ , or both =  $\text{V}_{\text{IL}}$ , and  $\text{CE}_2 = \text{V}_{\text{IH}}$ . 24.  $\overline{\text{WE}}$  is HIGH for read cycle. 25. Address valid before or similar to  $\overline{\text{CE}}_1$ ,  $\overline{\text{BHE}}$ ,  $\overline{\text{BLE}}$  transition LOW and  $\text{CE}_2$  transition HIGH.



Figure 8. Write Cycle No. 1 ( $\overline{\text{WE}}$  Controlled) [26, 27, 28]




<sup>26.</sup> The internal write time of the memory is defined by the overlap of WE, CE = V<sub>IL</sub>, BHE, BLE or both = V<sub>IL</sub>, and CE<sub>2</sub> = V<sub>IH</sub>. All signals must be active to initiate a write and any of these signals can terminate a write by going inactive. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write.

<sup>27.</sup> Data I/O is high impedance if  $\overline{\text{OE}} = \text{V}_{\text{IH}}$ .

28. If  $\overline{\text{CE}}_1$  goes HIGH and  $\text{CE}_2$  goes LOW simultaneously with  $\overline{\text{WE}} = \text{V}_{\text{IH}}$ , the output remains in a high impedance state.

29. During this period, the I/Os are in output state. Do not apply input signals.





<sup>30.</sup> The internal write time of the memory is defined by the overlap of WE, CE = V<sub>IL</sub>, BHE, BLE or both = V<sub>JL</sub>, and CE<sub>2</sub> = V<sub>IH</sub>. All signals must be active to initiate a write and any of these signals can terminate a write by going inactive. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write.


<sup>31.</sup> Data I/O is high impedance if  $\overline{\text{OE}} = \text{V}_{\text{IH}}$ .

32. If  $\overline{\text{CE}}_1$  goes HIGH and  $\text{CE}_2$  goes LOW simultaneously with  $\overline{\text{WE}} = \text{V}_{\text{IH}}$ , the output remains in a high impedance state.

33. During this period, the I/Os are in output state. Do not apply input signals.



Figure 10. Write Cycle No. 3 ( $\overline{\text{WE}}$  Controlled,  $\overline{\text{OE}}$  LOW) [34, 35]



Notes


34. If  $\overline{\text{CE}}_1$  goes HIGH and  $\text{CE}_2$  goes LOW simultaneously with  $\overline{\text{WE}}$  =  $\text{V}_{\text{IH}}$ , the output remains in a high impedance state.

35. The minimum write cycle pulse width should be equal to the sum of tSD and tHZWE.

36. During this period, the I/Os are in output state. Do not apply input signals.



Figure 11. Write Cycle No. 4 (BHE/BLE Controlled, OE LOW) [37]





# **Truth Table**

CE <sub>1</sub>	CE <sub>2</sub>	WE	OE	BHE	BLE	Inputs/Outputs	Mode	Power
Н	X[39]	Χ	Χ	Х	Χ	High Z	Deselect/power down	Standby (I <sub>SB</sub> )
X[39]	L	Χ	Χ	Χ	Χ	High Z	Deselect/power down	Standby (I <sub>SB</sub> )
X[39]	X <sup>[39]</sup>	Χ	Х	Н	Н	High Z	Deselect/power down	Standby (I <sub>SB</sub> )
L	Н	Η	L	L	L	Data Out (I/O <sub>0</sub> -I/O <sub>15</sub> )	Read	Active (I <sub>CC</sub> )
L	Н	Н	L	Н	L	Data Out (I/O <sub>0</sub> -I/O <sub>7</sub> ); High Z (I/O <sub>8</sub> -I/O <sub>15</sub> )	Read	Active (I <sub>CC</sub> )
L	Η	Н	L	L	Н	High Z (I/O <sub>0</sub> -I/O <sub>7</sub> ); Data Out (I/O <sub>8</sub> -I/O <sub>15</sub> )	Read	Active (I <sub>CC</sub> )
L	Н	Н	Н	L	Н	High Z	Output disabled	Active (I <sub>CC</sub> )
L	Ι	Н	Н	Н	L	High Z	Output disabled	Active (I <sub>CC</sub> )
L	Н	Н	Н	L	L	High Z	Output disabled	Active (I <sub>CC</sub> )
L	Н	L	Х	L	L	Data In (I/O <sub>0</sub> -I/O <sub>15</sub> )	Write	Active (I <sub>CC</sub> )
L	Н	L	Х	Н	L	Data In (I/O <sub>0</sub> –I/O <sub>7</sub> ); High Z (I/O <sub>8</sub> –I/O <sub>15</sub> )	Write	Active (I <sub>CC</sub> )
L	Н	L	Х	L	Η	High Z (I/O <sub>0</sub> -I/O <sub>7</sub> ); Data In (I/O <sub>8</sub> -I/O <sub>15</sub> )	Write	Active (I <sub>CC</sub> )

Note
39. The 'X' (Don't care) state for the Chip enables in the truth table refer to the logic state (either HIGH or LOW). Intermediate voltage levels on these pins is not permitted.




# **Ordering Information**

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
45	CY62157EV30LL-45BVI	51-85150	48-ball VFBGA	Industrial
	CY62157EV30LL-45BVIT	51-85150	48-ball VFBGA	
	CY62157EV30LL-45BVXI	51-85150	48-ball VFBGA (Pb-free)	
	CY62157EV30LL-45BVXIT	51-85150	48-ball VFBGA (Pb-free)	
	CY62157EV30LL-45ZSXI	51-85087	44-pin TSOP Type II (Pb-free)	
	CY62157EV30LL-45ZSXIT	51-85087	44-pin TSOP Type II (Pb-free)	
	CY62157EV30LL-45ZXI	51-85183	48-pin TSOP Type I (Pb-free)	
	CY62157EV30LL-45ZXIT	51-85183	48-pin TSOP Type I (Pb-free)	
	CY62157EV30LL-45BVXA	51-85150	48-ball VFBGA (Pb-free)	Automotive-A
	CY62157EV30LL-45BVXAT	51-85150	48-ball VFBGA (Pb-free)	
	CY62157EV30LL-45ZSXA	51-85087	44-pin TSOP Type II (Pb-free)	
	CY62157EV30LL-45ZSXAT	51-85087	44-pin TSOP Type II (Pb-free)	
	CY62157EV30LL-45ZXA	51-85183	48-pin TSOP Type I (Pb-free)	
	CY62157EV30LL-45ZXAT	51-85183	48-pin TSOP Type I (Pb-free)	
55	CY62157EV30LL-55ZSXE	51-85087	44-pin TSOP Type II (Pb-free)	Automotive-E
	CY62157EV30LL-55ZSXET	51-85087	44-pin TSOP Type II (Pb-free)	
	CY62157EV30LL-55ZXE	51-85183	48-pin TSOP Type I (Pb-free)	
	CY62157EV30LL-55ZXET	51-85183	48-pin TSOP Type I (Pb-free)	

Contact your local Cypress sales representative for availability of these parts.

## **Ordering Code Definitions**




Document Number: 38-05445 Rev. \*S



# **Package Diagrams**

Figure 12. 48-pin VFBGA (6 × 8 × 1.0 mm) Package Outline, 51-85150



0141001	DIMENSIONS			
SYMBOL	MIN.	NOM.	MAX.	
А	-	-	1.00	
A1	0.16	-	-	
A2	-	-	0.81	
D		8.00 BSC		
E		6.00 BSC		
D1		5.25 BSC		
E1	3.75 BSC			
MD	8			
ME	6			
n		48		
Øb	0.25	0.30	0.35	
eE	0.75 BSC			
eD	0.75 BSC			
\$D	0.375 BSC			
SF	0.375 BSC			

### NOTES:

- 1. DIMENSIONING AND TOLERANCING METHODS PER ASME Y14.5M-2009.
- 2. ALL DIMENSIONS ARE IN MILLIMETERS.
- 3. BALL POSITION DESIGNATION PER JEP95, SECTION 3, SPP-020.
- 4. @REPRESENTS THE SOLDER BALL GRID PITCH.
- SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION.
   SYMBOL "NE" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION.
   IS THE NUMBER OF POPULATED SOLDER BALL POSITIONS FOR MATRIX SIZE
   MAY A WE

DIMENSION "5" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE

"SD" AND "SE" ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE
THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW.
WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW
"SD" OR "SE" = 0.

WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW.
"SD" = eD/2 AND "SE" = eE/2.


\*\*\* INDICATES THE THEORETICAL CENTER OF DEPOPULATED BALLS.
 A1 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK METALIZED MARK, INDICATATION OR OTHER MEANS.

51-85150 \*I



## Package Diagrams (continued)


Figure 13. 44-pin TSOP II Package Outline, 51-85087





## Package Diagrams (continued)

Figure 14. 48-pin TSOP I (18.4 × 12 × 1.2 mm) Package Outline, 51-85183



SYMBOL	DIMENSIONS			
STIVIBOL	MIN.	NOM.	MAX.	
Α	_	_	1.20	
A1	0.05	_	0.15	
A2	0.95	1.00	1.05	
b1	0.17	0.20	0.23	
b	0.17	0.22	0.27	
c1	0.10	_	0.16	
С	0.10	_	0.21	
D	20.00 BASIC		SIC	
D1	18	.40 BAS	SIC	
E	12	.00 BAS	SIC	
е	0.	50 BAS	IC	
L	0.50	0.60	0.70	
θ	0°	_	8	
R	0.08	_	0.20	
N	48			

## NOTES:

DIMENSIONS ARE IN MILLIMETERS (mm).

PIN 1 IDENTIFIER FOR STANDARD PIN OUT (DIE UP).

PIN 1 IDENTIFIER FOR REVERSE PIN OUT (DIE DOWN): INK OR LASER MARK.

TO BE DETERMINED AT THE SEATING PLANE IS

DEFINED AS THE PLANE OF CONTACT THAT IS MADE WHEN THE PACKAGE

DEFINED AS THE PLANE OF CONTACT THAT IS MADE WHEN THE PACKAGE LEADS ARE ALLOWED TO REST FREELY ON A FLAT HORIZONTAL SURFACE.

△ DIMENSIONS D1 AND E DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE MOLD PROTRUSION ON E IS 0.15mm PER SIDE AND ON D1 IS 0.25mm PER SIDE.

DIMENSION 5 DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08mm TOTAL IN EXCESS OF 5 DIMENSION AT MAX. MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSION AND AN ADJACENT LEAD TO BE 0.07mm.

THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP.

LEAD COPLANARITY SHALL BE WITHIN 0.10mm AS MEASURED FROM THE SEATING PLANE.

DIMENSION "e" IS MEASURED AT THE CENTERLINE OF THE LEADS.

10. JEDEC SPECIFICATION NO. REF: MO-142(D)DD.

51-85183 \*F



# **Acronyms**

Acronym	Description	
CE	Chip Enable	
CMOS	Complementary Metal Oxide Semiconductor	
1/0	Input/Output	
OE	Output Enable	
RAM	Random Access Memory	
SRAM	Static Random Access Memory	
TSOP	Thin Small Outline Package	
VFBGA	Very Fine-Pitch Ball Grid Array	
WE	Write Enable	

## **Document Conventions**

## **Units of Measure**

Symbol	Unit of Measure	
°C	degree Celsius	
MHz	megahertz	
μA	microampere	
μs	microsecond	
mA	milliampere	
mm	millimeter	
ns	nanosecond	
Ω	ohm	
%	percent	
pF	picofarad	
V	volt	
W	watt	



# **Document History Page**

Document Title: CY62157EV30 MoBL, 8-Mbit (512K × 16) Static RAM Document Number: 38-05445				
Revision ECN	Submission Date	Description of Change		
** 202940	01/29/2004	New data sheet.		
*A 291272	11/19/2004	Changed status from Advance Information to Preliminary. Removed 48-pin TSOP I Package related information in all instances across the document. Updated Pin Configurations: Added Note 2 and referred the same note in Figure 2. Updated Operating Range: Updated Operating Range: Updated Data Retention Characteristics: Changed maximum value of locDR parameter from 4 μA to 4.5 μA. Updated Switching Characteristics: Changed minimum value of to HAD parameter from 6 ns to 10 ns corresponding to both 35 ns and 45 ns speed bins. Changed minimum value of to HAD parameter from 15 ns to 18 ns corresponding to 35 ns speed bin. Changed maximum value of that the that t		



# **Document History Page** (continued)

Document Document	Document Title: CY62157EV30 MoBL, 8-Mbit (512K × 16) Static RAM Document Number: 38-05445				
Revision	ECN	Submission Date	Description of Change		
*B	444306	04/13/2006	Changed status from Preliminary to Final. Removed 35 ns speed bin related information in all instances across the document. Added 55 ns speed bin related information in all instances across the document. Added 48-pin TSOP I Package related information in all instances across the document. Added Automotive Temperature Range related information in all instances across the document. Updated Pin Configurations: Updated Figure 1 (Replaced DNU with NC in ball E3). Removed Note "DNU pins have to be left floating or tied to V <sub>SS</sub> to ensure proper application. and its reference. Updated Product Portfolio: Removed "L" and "LL" from the part numbers.		
			Updated Electrical Characteristics: Changed typical value of $I_{CC}$ parameter from 16 mA to 18 mA corresponding to 45 ns speed bin and Test Condition "f = fax = $1/t_{RC}$ ".		
			Changed maximum value of $I_{CC}$ parameter from 28 mA to 25 mA corresponding to 45 ns speed bin and Test Condition "f = fax = $1/I_{RC}$ ".  Changed maximum value of $I_{CC}$ parameter from 2.3 mA to 3 mA corresponding to 45 ns		
			speed bin and Test Condition "f = 1 MHz". Updated details in "Test Condition" column corresponding to I <sub>SB1</sub> parameter. Changed typical value of I <sub>SB1</sub> parameter from 0.9 μA to 2 μA corresponding to 45 ns speed		
			bin. Changed maximum value of I <sub>SB1</sub> parameter from 4.5 μA to 8 μA corresponding to 45 ns speed bin.		
			Changed typical value of I <sub>SB2</sub> parameter from 0.9 μA to 2 μA corresponding to 45 ns spee bin.		
			Changed maximum value of $I_{SB2}$ parameter from 4.5 $\mu$ A to 8 $\mu$ A corresponding to 45 ns speed bin. Updated Thermal Resistance:		
			Replaced TBD with values in TSOP II column and updated all remaining values. Updated AC Test Loads and Waveforms: Updated Figure 4 (Replaced 50 pF with 30 pF).		
			Updated Data Retention Characteristics: Added value in "Typ" column for I <sub>CCDR</sub> parameter.		
			Changed maximum value of $I_{CCDR}$ parameter from 4.5 $\mu A$ to 5 $\mu A$ corresponding to Tesi Condition "Industrial".		
			Changed minimum value of t <sub>R</sub> parameter from 100 µs to t <sub>RC</sub> ns. Updated Switching Characteristics: Changed minimum value of t <sub>LZOE</sub> parameter from 3 ns to 5 ns corresponding to 45 ns spee		
			bin. Changed minimum value of t <sub>LZCE</sub> parameter from 6 ns to 10 ns corresponding to 45 ns		
			speed bin. Changed maximum value of t <sub>HZCE</sub> parameter from 22 ns to 18 ns corresponding to 45 n		
			speed bin. Changed minimum value of t <sub>LZBE</sub> parameter from 6 ns to 5 ns corresponding to 45 ns spee		
			bin. Changed minimum value of t <sub>PWE</sub> parameter from 30 ns to 35 ns corresponding to 45 ns speed bin.		
			Changed minimum value of t <sub>SD</sub> parameter from 22 ns to 25 ns corresponding to 45 ns spee bin.		
			Changed minimum value of $t_{LZWE}$ parameter from 6 ns to 10 ns corresponding to 45 ns speed bin. Added Note 20 and referred the same note in $t_{LZBE}$ parameter.		



# **Document History Page** (continued)

Document Title: CY62157EV30 MoBL, 8-Mbit (512K × 16) Static RAM Document Number: 38-05445				
Revision	ECN	Submission Date	Description of Change	
*B (cont.)	444306	04/13/2006	Updated Ordering Information: Updated part numbers. Removed "Package Name" column. Added "Package Diagram" column.	
*C	467052	06/06/2006	Added 1M × 8 configuration related information in all instances across the document. Updated Ordering Information: Updated part numbers.	
*D	925501	04/09/2007	Removed Automotive-E temperature range related information in all instances across the document.  Added Preliminary Automotive-A related information in all instances across the document. Updated Electrical Characteristics:  Added Note 9 and referred the same note in I <sub>SB2</sub> parameter.  Updated Switching Characteristics:  Added Note 17 and referred the same note in "Parameter" column.	
*E	1045801	05/08/2007	Changed Automotive-A temperature range related information from Preliminary to Final. Updated Electrical Characteristics: Updated Note 9.	
*F	2724889	06/26/2009	Added Automotive-E temperature range related information in all instances across the document. Updated Ordering Information: Updated part numbers. Updated to new template.	
*G	2927528	05/04/2010	Updated Pin Configurations: Updated Figure 3 (Renamed "DNU" pins as "NC"). Updated Truth Table: Added Note 39 and referred the same note in "X" in "CE <sub>1</sub> " and "CE <sub>2</sub> " columns. Updated Package Diagrams: spec 51-85150 — Changed revision from *D to *E. spec 51-85087 — Changed revision from *A to *C. spec 51-85183 — Changed revision from *A to *B. Updated to new template.	
*H	3110053	12/14/2010	Changed Table Footnotes to Notes. Updated Ordering Information: No change in part numbers. Added Ordering Code Definitions.	
*	3269771	05/30/2011	Updated Functional Description: Updated description. Updated Electrical Characteristics: Updated details in "Conditions" column corresponding to I <sub>SB1</sub> and I <sub>SB2</sub> parameters. Updated Data Retention Characteristics: Updated details in "Conditions" and "Min" columns corresponding to I <sub>CCDR</sub> and t <sub>R</sub> parameters. Updated Package Diagrams: spec 51-85150 — Changed revision from *E to *F. Added Acronyms and Units of Measure. Updated to new template. Completing Sunset Review.	
*J	3578601	04/11/2012	Updated Package Diagrams: spec 51-85150 – Changed revision from *F to *G. spec 51-85087 – Changed revision from *C to *D. spec 51-85183 – Changed revision from *B to *C. Completing Sunset Review.	



# **Document History Page** (continued)

Document Title: CY62157EV30 MoBL, 8-Mbit (512K × 16) Static RAM Document Number: 38-05445				
Revision	ECN	Submission Date	Description of Change	
*K	4102449	08/22/2013	Updated Switching Characteristics: Updated Note 17. Updated Package Diagrams: spec 51-85150 – Changed revision from *G to *H. spec 51-85087 – Changed revision from *D to *E. Updated to new template.	
*L	4126231	09/18/2013	Updated Switching Characteristics: Updated Note 17 (Removed last sentence from Note 17 and added the same sentence as a new note namely Note 18).	
*M	4214977	12/09/2013	Updated Pin Configurations: Updated Note 3 (Removed 'NC' mentioned at the end of the note).	
*N	4578508	11/24/2014	Updated Functional Description: Added "For a complete list of related documentation, click here." at the end. Updated Switching Characteristics: Added Note 22 and referred the same note in "Write Cycle". Updated Switching Waveforms: Added Note 35 and referred the same note in Figure 10.	
*0	4748627	04/30/2015	Updated Package Diagrams: spec 51-85183 – Changed revision from *C to *D. Updated to new template. Completing Sunset Review.	
*P	5320972	06/23/2016	Updated Thermal Resistance: Replaced "two-layer" with "four-layer" in "Test Conditions" column. Updated values of $\Theta_{JA}$ , $\Theta_{JC}$ parameters corresponding to all packages. Updated Ordering Information: Updated part numbers. Updated to new template.	
*Q	5731504	05/10/2017	Updated Package Diagrams: spec 51-85183 – Changed revision from *D to *F. Updated to new template. Completing Sunset Review.	
*R	6517814	03/21/2019	Updated Package Diagrams: spec 51-85150 – Changed revision from *H to *I. Updated to new template.	
*S		02/26/2020	Updated Features: Updated description. Updated Product Portfolio: Updated all values of "Operating $I_{CC}$ " corresponding to "f = 1 MHz". Updated Electrical Characteristics: Updated all values of $I_{CC}$ parameter corresponding to "45 ns (Industrial/Automotive-A)" and "f = 1 MHz". Updated Thermal Resistance: Updated all values of $\Theta_{JA}$ , $\Theta_{JC}$ parameters corresponding to all packages. Updated Data Retention Characteristics: Updated all values of $I_{CCDR}$ parameter corresponding to Condition "Industrial/Automotive-A". Updated to new template.	



# Sales, Solutions, and Legal Information

## **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

## **Products**

Arm® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Internet of Things cypress.com/iot cypress.com/memory Memory Microcontrollers cypress.com/mcu PS<sub>0</sub>C cypress.com/psoc Power Management ICs cypress.com/pmic **Touch Sensing** cypress.com/touch **USB Controllers** cypress.com/usb Wireless Connectivity cypress.com/wireless

## PSoC<sup>®</sup> Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

## **Cypress Developer Community**

Community | Code Examples | Projects | Video | Blogs | Training | Components

## **Technical Support**

cypress.com/support

Document Number: 38-05445 Rev. \*S



# **Cypress Semiconductor Product Qualification Report**

# QTP# 193601 VERSION\*\* February 2020

8-MBIT Ultra Low Power Asynchronous SRAM Family, ULP65nm (LL65UMP-25ODR) Technology at UMC Fab 12A		
CY62157G*	8-MBIT (512K WORDS X 16 BITS / 1M WORDS X 8 BITS) STATIC RAM WITH ERROR- CORRECTING CODE (ECC), W/ AND W/O ERR PIN (AMAZON EQUIVALENT)	
CY62158G*	8-MBIT (1M WORDS X 8 BITS) STATIC RAM WITH ERROR-CORRECTING CODE (ECC), W/ AND W/O ERR PIN (AMAZON EQUIVALENT)	
CY62157EV*	INDUSTRIAL MoBL® 8-MBIT (512K WORDS X 16 BITS / 1M WORDS X 8 BITS) STATIC RAM (R95 EQUIVALENT)	
CY62158EV**	INDUSTRIAL MoBL® 16-MBIT (1M WORDS X 8 BITS) STATIC RAM (R95 EQUIVALENT)	

## FOR ANY QUESTIONS ON THIS REPORT, PLEASE CONTACT

reliability@cypress.com

Prepared By:

Josephine Pineda (JYF) Reliability Engineer Reviewed By:

Sandhya Chandrashekhar (SANC) Reliability Manager

Approved By:

David Hoffman (DHH) Reliability Director



# **QUALIFICATION HISTORY**

QTP Number	Description of Qualification Purpose	Date Comp
091706	Qualification of 65nm (LL65) Technology at UMC Fab 12A and New Device CY7C1553K Base Die Product Family	Aug. 2009
124902	Qualification of 16-MBIT Asynchronous SRAM Family, ULL65nm (LL65UP-25ODR) Technology at UMC Fab 12A	Aug. 2014
144804	Qualification of 16-MBIT Asynchronous SRAM Family Rev.*D Silicon, ULL65nm (LL65UP-25ODR) Technology at UMC Fab 12A	Feb. 2015
181403	Qualification of 16-MBIT Ultra Low Power Asynchronous SRAM Family - Rev.A0 Silicon, ULL65nm (LL65UMP-25ODR) Technology at UMC Fab 12A	June 2019
190713	Qualification of 16-MBIT Ultra Low Power Asynchronous SRAM Family - Rev. A1 Silicon, ULL65nm (LL65UMP-25ODR) Technology at UMC Fab 12A	April 2019
191808	Qualification of 16-MBIT Ultra Low Power Asynchronous SRAM Family - Rev. A2 Silicon, ULL65nm (LL65UMP-25ODR) Technology at UMC Fab 12A	Oct. 2019
193601	Qualification of 8-MBIT Ultra Low Power Asynchronous SRAM Family - Rev. A0 Silicon, ULL65nm (LL65UMP-25ODR) Technology at UMC Fab 12A	Feb. 2020



	PRODUCT DESCRIPTION (for qualification)		
Qualification Purpose:	Qualify 8-MBIT Ultra Low Power Asynchronous SRAM Family, ULL65nm (LL65UMP-25ODR) Technology at UMC Fab 12A		
Marketing Part #:	CY62157G* / CY62158G* / CY62157EV* / CY62158EV*		
Device Description:	8-MBIT Ultra Low Power Asynchronous SRAM Family		
Cypress Division:	Cypress Semiconductor Corporation –Memory Product Division		

TECHNOLOGY/FAB PROCESS DESCRIPTION – LL65UMP-25ODR								
Number of Metal Layers:	Proprietary	Metal Cor	nposition:	Proprietary				
Passivation Type and Materials:		Proprietary						
Number of Transistors in Device		Proprietary						
Number of Logic Gates in Device			Proprietary					
Generic Process Technology/Design	gn Rule (µ-drawn)	:	Proprietary					
Gate Oxide Material/Thickness (MOS):			Proprietary					
Name/Location of Die Fab (prime) Facility:			UMC Fab 12A					
Die Fab Line ID/Wafer Process ID:			L65LL					

## **PACKAGE AVAILABILITY**

PACKAGE	ASSEMBLY SITE FACILITY	QTP REFERENCE
48-Ball VFBGA	Bangkok-Taiwan (SB)	QTP# 194606
48L TSOP I	Bangkok-Taiwan (SB)	QTP# 194523
44L TSOP II	CML-RA	QTP# 194601

Note: Package Qualification details upon request



MAJOR PACKAGE INFORMATION USED IN THIS QUALIFICATION						
Package Designation:	BZ48A					
Package Outline, Type, or Name:	VFBGA (Very Fine Ball Grid Array)					
Mold Compound Name/Manufacturer:	KMC-3580/SHINETSU					
Mold Compound Flammability Rating:	V-0 / UL94					
Substrate Material:	Substrate Cu/BT					
Lead Finish, Composition / Thickness:	Sn/Ag/Cu (SAC-305)					
Die Backside Preparation Method/Metallization:	Backgrind					
Die Separation Method:	Saw					
Die Attach Supplier:	Henkel					
Die Attach Material:	QMI 546					
Bond Diagram Designation:	002-28274					
Wire Bond Method:	Thermosonic					
Package Cross Section Yes/No:	N/A					
Assembly Process Flow:	001-97055					
Name/Location of Assembly (prime) facility:	BKK-Thailand (SB)					
MSL Level	3					
Reflow Profile	260C					

ELECTRICAL TEST / FINISH DESCRIPTION					
Test Location:	CML-R, Chipmos-Taiwan (GO), Bangkok-Thailand (SB)				



## RELIABILITY TESTS PERFORMED PER SPECIFICATION REQUIREMENT

Stress/Test	Test Condition (Temp/Bias)	Result P/F
Acoustic Microscopy	J-STD-020 Precondition: JESD22 Moisture Sensitivity Level (192 Hrs., 30°C, 60% RH, 260°C Reflow)	Р
Age Bond Strength	200°C, 4HRS MIL-STD-883, Method 883-2011	Р
Constructional Analysis	Criteria: Meet external and internal characteristics of Cypress package	Р
Dynamic Latch-up	125°C , 8.25V JESD78	Р
Electrostatic Discharge Charge Device Model (ESD-CDM)	500V/750V/1,000V/1,250V/1,500V/1,750V/2,000V JESD22-C101	Р
Electrostatic Discharge Human Body Model (ESD-HBM)	1,100V/2,200V/3,300V/4,000V/5,000V/6,000V JESD22-A114	Р
Electrostatic Discharge Machine Model (ESD-MM)	200V JESD22-A115	Р
High Accelerated Saturation Test (HAST)	JEDEC STD 22-A110: 130°C, 85%RH, 2.25V 110°C/130°C, 85%RH, 3.65V Precondition: JESD22 Moisture Sensitivity Level (192 Hrs., 30°C, 60% RH, 260°C Reflow)	Р
High Accelerated Saturation Test (HAST) - Unbiased	JEDEC STD 22-A110: 130°C, 85%RH Precondition: JESD22 Moisture Sensitivity Level (192 Hrs., 30°C, 60% RH, 260°C Reflow)	Р
High Temperature Steady State Life	Static Operating Condition, Vcc Max= 1.37/2.25V, 150°C JESD22-A108	Р
High Temperature Storage	JESD22-A103:150°C No bias	Р
High Temperature Operating Life Early Failure Rate	Dynamic Operating Condition, Vcc Max = 1.44V, 125°C JESD22-A108	Р
High Temperature Operating Life Latent Failure Rate	Dynamic Operating Condition, Vcc Max = 1.44V, 125°C JESD22-A108	Р
High Temperature Operating Life Latent Failure Rate	Dynamic Operating Condition, Boost Regulated at Core, 1.45V,External 2.05V,125°C /150°C JESD22-A108	Р
Low Temperature Operating Life	Dynamic Operating Condition, Vcc = 1.62V/2.25V, -30°C JESD22-A108	Р
Pressure Cooker	JESD22-A102: 121°C, 100%RH, 15 PSIG Precondition: JESD22 Moisture Sensitivity Level (192 Hrs., 30°C, 60% RH, 260°C Reflow)	Р
Pre/Post LFR AC/DC Char	AC/DC Critical Parameter Char at 0 hour/500/1000hrs	Р
Static Latch-up	125°C , ±/100mA/140mA, 85°C , ± 140mA/200mA/300mA JESD78	Р
Temperature Cycle	MIL-STD-883, Method 1010, Condition C, -65°C to 150°C Precondition: JESD22 Moisture Sensitivity Level (192 Hrs., 30°C, 60% RH, 260°C Reflow)	Р
Temperature Humidity Bias Test (THB)	JESD22-A101: 85°C/ 85% RH , 2.25V Precondition: JESD22 Moisture Sensitivity Level (192 Hrs., 30°C, 60% RH, 260°C Reflow)	Р
Soft Error (Alpha Particle)	JESD89	Р
Soft Error (Neutron)	JESD89	Р



## **RELIABILITY FAILURE RATE SUMMARY**

Stress/Test	Device Tested/ Device Hours	# Fails	Activation Energy	Thermal AF <sup>3</sup>	Failure Rate
High Temperature Operating Life <sup>1</sup> Early Failure Rate	1, 542 Devices	0	N/A	N/A	0 PPM
High Temperature Operating Life <sup>2</sup> Long Term Failure Rate (150°C)	89,000 DHRs	0	0.7	170	44 FIT
High Temperature Operating Life <sup>2</sup> Long Term Failure Rate (125°C)	1,247,840 DHRs	0	0.7	55	11 FIT

<sup>&</sup>lt;sup>1</sup>Early Failure Rate was computed from QTP# 193601.

- <sup>1</sup> Assuming an ambient temperature of 55°C and a junction temperature rise of 15°C.
- <sup>2</sup> Chi-squared 60% estimations used to calculate the failure rate..
- <sup>3</sup> Thermal Acceleration Factor is calculated from the Arrhenius equation

$$AF = \exp \left[ \frac{E_A}{k} \left[ \frac{1}{T_2} - \frac{1}{T_1} \right] \right]$$

where:

E<sub>A</sub> =The Activation Energy of the defect mechanism.

 $k = Boltzmann's constant = 8.62x10^{-5} eV/Kelvin.$ 

 $T_1$  is the junction temperature of the device under stress and  $T_2$  is the junction temperature of the device at use conditions.

<sup>&</sup>lt;sup>2</sup> Long Term Failure Rate was computed from QTP# 091706, QTP# 124902, QTP# 181403, QTP# 191808 and QTP# 193601 Data.



Device	Fab Lot#	Assy Lot#	Assy Loc	Duration	Samp	Rej Failure Mechanism
STRESS: ACOUSTIC, MSL3						
CY7C1514KV18 (7C1553K)	8842022	610851583	TAIWN-G	COMP	15	0
CY7C1514KV18 (7C1553K)	8844020	610854240	TAIWN-G	COMP	15	0
CY7C1514KV18 (7C1553K)	8844022	610906896	TAIWN-G	COMP	15	0
STRESS: AGE BOND STRE	NGTH					
CY7C1514KV18 (7C1553K)	8842022	610851583	TAIWN-G	COMP	5	0
CY7C1514KV18 (7C1553K)	8844020	610854240	TAIWN-G	COMP	5	0
CY7C1514KV18 (7C1553K)	8844022	610906896	TAIWN-G	COMP	5	0
STRESS: DYNAMIC LATCH	-UP					
CY7C1470V33 (7C1470A)	4321389	610417278	CML-R	COMP	3	0
STRESS: ESD-HUMAN BOD	Y CIRCUIT PE	R JEDEC EIA/J	ESD22-A114, 2	,200V		
CY7C1514KV18 (7C1553K)	8842022	610852338	TAIWN-G	COMP	8	0
CY7C1514KV18 (7C1553K)	8844020	610854240	TAIWN-G	COMP	8	0
CY7C1514KV18 (7C1553K)	8844022	610906896	TAIWN-G	COMP	8	0
CY7C1514KV18 (7C1553K)	8844021	610908348	TAIWN-G	COMP	8	0
STRESS: ESD-CHARGE DE	VICE MODEL,	500V				
CY7C1514KV18 (7C1553K)	8842022	610852338	TAIWN-G	COMP	9	0
CY7C1514KV18 (7C1553K)	8844020	610854240	TAIWN-G	COMP	9	0
CY7C1514KV18 (7C1553K)	8844022	610906896	TAIWN-G	COMP	9	0
STRESS: ESD-MACHINE MO	ODEL, 200V					
CY7C1514KV18 (7C1553K)	8842022	610852338	TAIWN-G	COMP	5	0
STRESS: HI-ACCEL SATUR	ATION TEST, 1	130C, 85%RH, 2	.25V, PRE COI	ND 192 HR 30	C/60%RH,	MSL3
CY7C1514KV18 (7C1553K)	8844020	610854240	TAIWN-G	128	78	0
CY7C1514KV18 (7C1553K)	8844022	610906896	TAIWN-G	128	77	0
STRESS: HIGH TEMPERATE	URE STORAGE	E, PLASTIC, 150	С			
CY7C1514KV18 (7C1553K)	8844020	610851583	TAIWN-G	1000	70	0
STRESS: HIGH TEMP STEA	DY STATE LIF	E TEST, 150C, 2	2.25V, Vcc Max			
CY7C1514KV18 (7C1553K)	8844020	610854240	TAIWN-G	336	77	0



Device	Fab Lot#	Assy Lot#	Assy Loc	Duration	Samp	Rej Failure Mechanism
STRESS: HIGH TEMP DYNA EXTERNAL 2.05V	MIC OPERAT	ING LIFE-EARLY	Y FAILURE RA	TE, 125C, BC	OST REG	GULATED AT CORE 1.45V,
CY7C15631KV18 (7C1553K)	8908001	610920385	TAIWN-G	96	2367	0
CY7C15631KV18 (7C1553K)	8912000	610920386	TAIWN-G	96	2217	0
CY7C15631KV18 (7C1553K)	8910015	610920548	TAIWN-G	96	1321	0
STRESS: HIGH TEMP DYNA CORE 1.45V, EXTERNAL 2.05		ING LIFE-LATEN	IT FAILURE RA	ATE, 150C, BO	OOST REC	GULATED AT
CY7C1514KV18 (7C1553K)	8844021	610908348	TAIWN-G	500	178	0
STRESS: HIGH TEMP DYNA CORE 1.45V, EXTERNAL 2.05		ING LIFE-LATEN	IT FAILURE RA	ATE, 125C, BO	OOST REC	GULATED AT
CY7C1514KV18 (7C1553K)	8844020	610854240	TAIWN-G	1000	178	0
CY7C1514KV18 (7C1553K)	8844022	610906896	TAIWN-G	1000	178	0
STRESS: LOW TEMP DYNA	MIC OPERAT	ING LIFE-LATEN	IT FAILURE RA	ATE, -30C, 2.2	5V Vcc	
CY7C1514KV18 (7C1553K)	8842022	610852338	TAIWN-G	500	45	0
STRESS: PRESSURE COOP	KER TEST, 12	1C, 100%RH, 15	Psig, PRE CO	ND 192 HR 30	C/60%RH,	MSL3
CY7C1514KV18 (7C1553K)	8842022	610851583	TAIWN-G	168	76	0
CY7C1514KV18 (7C1553K)	8844020	610854240	TAIWN-G	168	78	0
CY7C1514KV18 (7C1553K)	8844022	610906896	TAIWN-G	168	77	0
STRESS: Pre-/ Post HIGH T	EMP DYNAMI	C OPERATING L	IFE-LATENT F	AILURE RATE	CHAR	
CY7C1514KV18 (7C1553K)	8844020	610854240	TAIWN-G	COMP	10	0
STRESS: STATIC LATCH-U	P TESTING, 12	25C, 3.42V, +/-24	0mA			
CY7C1514KV18 (7C1553K)	8844020	610854680	TAIWN-G	COMP	9	0
CY7C1514KV18 (7C1553K)	8844022	610906896	TAIWN-G	COMP	9	0
CY7C1514KV18 (7C1553K)	8844021	610908348	TAIWN-G	COMP	9	0
CY7C15631KV18 (7C1553K)	8911000	610922436	TAIWN-G	COMP	9	0
STRESS: TEMPERATURE C	YCLE COND	. C -65C TO 1500	C, PRE COND 1	192 HRS 30C/0	60%RH, M	SL3
CY7C1514KV18 (7C1553K)	8842022	610851583	TAIWN-G	1000	77	0
CY7C1514KV18 (7C1553K)	8844020	610854240	TAIWN-G	1000	78	0
CY7C1514KV18 (7C1553K)	8844022	610906896	TAIWN-G	1000	77	0
STRESS: STRESS: TEMPR	ATURE HUMIL	DITY TEST, 85C,	85%RH, 2.25V,	, PRE COND	192 HR 300	C/60%RH, MSL3
CY7C1514KV18 (7C1553K)	8842022	610851583	TAIWN-G	1000	77	0



Device	Fab Lot#	Assy Lot#	Assy Loc	Duration	Samp	Rej	Failure Mechanism
STRESS: SER - ALPHA PAR	RTICLE, 3-TEN	MP, 3-VOLTAGE,	@ 85C, Vcc N	lom			
CY7C1514KV18 (7C1553K)	8842022	610851583	TAIWN-G	COMP	3	0	
STRESS: X-SECTION/STEM	XY AUDIT						
CY7C1514KV18 (7C1553K)	8842022	610851583	TAIWN-G	COMP	1WF		



Device	Fab Lot#	Assy Lot#	Assy Loc	Duration	Samp	Rej Failure Mechanism
STRESS: ACOUSTIC, MSL3	!					
CY7C1061G30 (7CC171061A)	9313001	611348183	CML-RA	COMP	15	0
CY7C1061G30 (7CC171061A)	9313001	611348182	CML-RA	COMP	170	0
CY7C1061G30 (7CC171061A)	9313001	611348184	CML-RA	COMP	15	0
STRESS: AGE BOND STRE	NGTH					
CY7C1061G30 (7CC171061A)	9313001	611348183	CML-RA	COMP	3	0
CY7C1061G30 (7CC171061A)	9313001	611348182	CML-RA	COMP	3	0
STRESS: CONSTRUCTIONA	AL ANALYSIS					
CY7C1061G30 (7CC171061A)	9313001	611348183	CML-RA	COMP	5	0
CY7C1061G30 (7CC171061A)	9313001	611348182	CML-RA	COMP	5	0
STRESS: DYNAMIC LATCH	I-UP TESTING,	125C, 8.25V				
CY7C1061G30 (7CC171061A)	9313001	611348182	CML-RA	COMP	3	0
STRESS: ESD-CHARGE DE	VICE MODEL					
CY7C1061G30 (7CC171061A)	9312001	611328720	CML-RA	500	9	0
CY7C1061G30 (7CC171061A)	9312001	611328720	CML-RA	1000	3	0
CY7C1061G30 (7CC171061A)	9312001	611328720	CML-RA	1250	3	0
CY7C1061G30 (7CC171061A)	9324001	611342911	G-TAIWAN	500	9	0
CY7C1061G30 (7CC171061A)	9324001	611342911	G-TAIWAN	1000	3	0
CY7C1061G30 (7CC171061A)	9324001	611342911	G-TAIWAN	1250	3	0
CY7C1061G30 (7CC171061A)	9302002	611320002	G-TAIWAN	500	9	0
CY7C1061G30 (7CC171061A)	9302002	611320002	G-TAIWAN	1000	3	0
CY7C1061G30 (7CC171061A)	9302002	611320002	G-TAIWAN	1250	3	0
CY7C1069G30 (7CC171069A)	9302002	611320107	G-TAIWAN	500	9	0
CY7C1069G30 (7CC171069A)	9302002	611320107	G-TAIWAN	1000	3	0
CY7C1069G30 (7CC171069A)	9302002	611320107	G-TAIWAN	1250	3	0



Device	Fab Lot#	Assy Lot #	Assy Loc	Duration	Samp	Rej Failure Mechanism
STRESS: ESD-CHARGE DE	VICE MODEL					
CY7C1061GE30(7CC1710613	A)9308001	611340082	G-TAIWAN	500	9	0
CY7C1061GE30(7CC1710613	A)9308001	611340082	G-TAIWAN	750	3	0
CY7C1062G30 (7CC171062A)	9302002	611321701	G-TAIWAN	500	9	0
CY7C1062G30 (7CC171062A)	9302002	611321701	G-TAIWAN	1000	3	0
CY7C1062G30 (7CC171062A)	9302002	611321701	G-TAIWAN	1250	3	0
STRESS: ESD-HUMAN BOD	Y CIRCUIT PE	R JEDEC EIA	JESD22-A114			
CY7C1062G30 (7CC171062A)	9302002	611321701	G-TAIWAN	1100	3	0
CY7C1062G30 (7CC171062A)	9302002	611321701	G-TAIWAN	2200	8	0
CY7C1062G30 (7CC171062A)	9302002	611321701	G-TAIWAN	3300	3	0
CY7C1061G30 (7CC171061A)	9302002	611320002	G-TAIWAN	1100	3	0
CY7C1061G30 (7CC171061A)	9302002	611320002	G-TAIWAN	2200	8	0
CY7C1061G30 (7CC171061A)	9302002	611320002	G-TAIWAN	3300	3	0
CY7C1069G30 (7CC171069A)	9302002	611320107	G-TAIWAN	1100	3	0
CY7C1069G30 (7CC171069A)	9302002	611320107	G-TAIWAN	2200	8	0
CY7C1069G30 (7CC171069A)	9302002	611320107	G-TAIWAN	3300	3	0
CY7C1061GE30(7CC1710613	A)9308001	611340082	G-TAIWAN	1100	3	0
CY7C1061GE30(7CC1710613	A)9308001	611340082	G-TAIWAN	2200	8	0
CY7C1061GE30(7CC1710613	A)9308001	611340082	G-TAIWAN	3300	3	0
CY7C1061G30 (7CC171061A)	9312001	611328720	CML-RA	1100	3	0
CY7C1061G30 (7CC171061A)	9312001	611328720	CML-RA	2200	8	0
CY7C1061G30 (7CC171061A)	9312001	611328720	CML-RA	3300	3	0
CY7C1061G30 (7CC171061A)	9324001	611342911	G-TAIWAN	1100	3	0
CY7C1061G30 (7CC171061A)	9324001	611342911	G-TAIWAN	2200	8	0
CY7C1061G30 (7CC171061A)	9324001	611342911	G-TAIWAN	3300	3	0
STRESS: HI-ACCEL SATUR	ATION TEST,	110C, 85%RH,	3.65V, PRE COI	ND 192 HR 3	0C/60%RH,	MSL3
CY7C1061G30 (7CC171061A)	9313001	611348182	CML-RA	264	30	0
STRESS: HI-ACCEL SATUR	ATION TEST,	130C, 85%RH,	3.65V, PRE COI	ND 192 HR 3	0C/60%RH,	MSL3
CY7C1061G30 (7CC171061A)	9313001	611348183	CML-RA	128	79	0



Device	Fab Lot#	Assy Lot #	Assy Loc	Duration	Samp	Rej	Failure Mechanism
STRESS: HIGH TEMP DYNA	MIC OPERATI	NG LIFE-EARI	LY FAILURE RA	TE – REG-OI	N, 125C, 6.0	ov .	
CY7C1061G30 (7CC171061A)	9313001	611333269	CML-RA	96	50	0	
CY7C1061G30 (7CC171061A)	9324001	611342911	G-TAIWAN	96	50	0	
STRESS: HIGH TEMP DYNA	MIC OPERATI	NG LIFE-EAR	LY FAILURE RA	TE , 125C, 1	.44V		
CY7C1061G30 (7CC171061A)	9313001	611333269	CML-RA	96	2107	0	
CY7C1061G30 (7CC171061A)	9324001	611342911	G-TAIWAN	96	1818	0	
STRESS: HIGH TEMP DYNA	MIC OPERATI	NG LIFE-LATE	ENT FAILURE RA	ATE, 125C, 1	.44V		
CY7C1061G30 (7CC171061A)	9312001	611414530	CML-RA	168	179	0	
CY7C1061G30 (7CC171061A)	9312001	611414530	CML-RA	1000	175	0	
CY7C1061G30 (7CC171061A)	9313001	611333269	CML-RA	168	180	0	
CY7C1061G30 (7CC171061A)	9313001	611333269	CML-RA	1000	180	0	
CY7C1061G30 (7CC171061A)	9324001	611342911	G-TAIWAN	168	179	0	
CY7C1061G30 (7CC171061A)	9324001	611342911	G-TAIWAN	1000	178	0	
STRESS: HIGH TEMP STEA	DY STATE LIF	E TEST, 150C	, 1.37V				
CY7C1061G30 (7CC171061A)	9313001	611333269	CML-RA	168	80	0	
CY7C1062G30 (7CC171062A)	9302002	611321701	G-TAIWAN	168	80	0	
STRESS: HIGH TEMPERATE	URE STORAGE	E, PLASTIC, 1	50C				
CY7C1061G30 (7CC171061A)	9313001	611333088	CML-RA	500	79	0	
CY7C1061G30 (7CC171061A)	9313001	611333088	CML-RA	1000	79	0	
STRESS: LOW TEMP DYNA	MIC OPERATII	NG LIFE-LATE	ENT FAILURE RA	NTE, -30C, 1.	62V		
CY7C1061G30 (7CC171061A)	9313001	611333269	CML-RA	500	83	0	
STRESS: PRE/POST LFR C	RITICAL PARA	METERS					
CY7C1061G30 (7CC171061A)	9312001	611414530	CML-RA	0	10+2	0	
CY7C1061G30 (7CC171061A)	9312001	611414530	CML-RA	1000	10+2	0	
CY7C1061G30 (7CC171061A)	9313001	611333269	CML-RA	0	10+2	0	
CY7C1061G30 (7CC171061A)	9313001	611333269	CML-RA	1000	10+2	0	
CY7C1061G30 (7CC171061A)	9324001	611342911	G-TAIWAN	0	10+2	0	
CY7C1061G30 (7CC171061A)	9324001	611342911	G-TAIWAN	1000	10+2	0	



Device	Fab Lot#	Assy Lot #	Assy Loc	Duration	Samp	Rej	Failure Mechanism
STRESS: PRE/POST LTOL (	CRITICAL PAR	AMETERS					
CY7C1061G30 (7CC171061A)	9313001	611333269	CML-RA	0	10+2	0	
CY7C1061G30 (7CC171061A)	9313001	611333269	CML-RA	500	10+2	0	
STRESS: PRESSURE COOK	KER TEST, 121	C, 100%RH, 1	5 Psig, PRE CO	ND 192 HR 3	80C/60%RH,	MSL3	
CY7C1061G30 (7CC171061A)	9313001	611348183	CML-RA	168	79	0	
CY7C1061G30 (7CC171061A)	9313001	611348183	CML-RA	288	79	0	
CY7C1061G30 (7CC171061A)	9313001	611333088	CML-RA	168	78	0	
CY7C1061G30 (7CC171061A)	9313001	611333088	CML-RA	288	78	0	
STRESS: STATIC LATCH-UI	P TESTING, 85	C, 8.25V/9.1V,	+/-140mA				
CY7C1062G30 (7CC171062A)	9302002	611321701	G-TAIWAN	COMP	6	0	
CY7C1061G30 (7CC171061A)	9302002	611320002	G-TAIWAN	COMP	6	0	
CY7C1069G30 (7CC171069A)	9302002	611320107	G-TAIWAN	COMP	6	0	
CY7C1061GE30(7CC1710613/	A)9308001	611340082	G-TAIWAN	COMP	6	0	
CY7C1061G30 (7CC171061A)	9312001	611328720	CML-RA	COMP	6	0	
CY7C1061G30 (7CC171061A)	9324001	611342911	G-TAIWAN	COMP	6	0	
STRESS: STATIC LATCH-UI	P TESTING, 12	5C, 8.25V/9.1\	/, +/-140mA				
CY7C1062G30 (7CC171062A)	9302002	611321701	G-TAIWAN	COMP	2	0	
CY7C1061G30 (7CC171061A)	9302002	611320002	G-TAIWAN	COMP	2	0	
CY7C1069G30 (7CC171069A)	9302002	611320107	G-TAIWAN	COMP	2	0	
CY7C1061GE30(7CC1710613/	A)9308001	611340082	G-TAIWAN	COMP	2	0	
CY7C1061G30 (7CC171061A)	9312001	611328720	CML-RA	COMP	2	0	
CY7C1061G30 (7CC171061A)	9324001	611342911	G-TAIWAN	COMP	2	0	
STRESS: STATIC LATCH-UI	P TESTING, 85	C, 8.25V/9.1V,	+/-180mA				
CY7C1062G30 (7CC171062A)	9302002	611321701	G-TAIWAN	COMP	2	0	
CY7C1061G30 (7CC171061A)	9302002	611320002	G-TAIWAN	COMP	2	0	
CY7C1069G30 (7CC171069A)	9302002	611320107	G-TAIWAN	COMP	2	0	
CY7C1061GE30(7CC1710613/	A)9308001	611340082	G-TAIWAN	COMP	2	0	
CY7C1061G30 (7CC171061A)	9312001	611328720	CML-RA	COMP	2	0	
CY7C1061G30 (7CC171061A)	9324001	611342911	G-TAIWAN	COMP	2	0	



Device	Fab Lot#	Assy Lot#	Assy Loc	Duration	Samp	Rej	Failure Mechanism
STRESS: SER - ALPHA PA	RTICLE SEL, 2	5C/85C/120C,	1.65V/3.3V/5.5V				
7C1710614GE	0	0	UMC	COMP	3	0	
STRESS: SER - NEUTRON	SEL, 85C/1250	C, 5.25V					
7C17165A	0	0	UMC	COMP	3	0	
STRESS: TEMPERATURE	CYCLE COND.	C -65C TO 150	C, PRE COND	192 HRS 300	C/60%RH, M	SL3	
CY7C1061G30 (7CC171061A)	9313001	611348183	CML-RA	500	80	0	
CY7C1061G30 (7CC171061A)	9313001	611348183	CML-RA	1000	79	0	
CY7C1061G30 (7CC171061A)	9313001	611348182	CML-RA	500	80	0	
CY7C1061G30 (7CC171061A)	9313001	611348182	CML-RA	1000	78	0	
CY7C1061G30 (7CP1710612	A) 9313001	611420263	CML-RA	500	80	0	
CY7C1061G30 (7CP1710612	A) 9313001	611420263	CML-RA	1000	80	0	
CY7C1061G30 (7CC171061A)	9313001	611348184	CML-RA	500	80	0	
CY7C1061G30 (7CC171061A)	9313001	611348184	CML-RA	1000	80	0	
STRESS: X-SECTION/STEM	XY AUDIT						
7C17165A	9302002	0	UMC	COMP	1WF	0	



Device	Fab Lot#	Assy Lot#	Assy Loc	Duration	Samp	Rej	Failure Mechanism
STRESS: ESD-CHARGE DE	VICE MODEL						
CY62167GE30 (7CC1721673A	) 9423005	611500929	CML-RA	500	9	0	
CY62167GE30 (7CC1721673A	a) 9423005	611500929	CML-RA	1000	3	0	
CY62167GE30 (7CC1721673A	a) 9423005	611500929	CML-RA	1250	3	0	
STRESS: ESD-HUMAN BOD	Y CIRCUIT PE	R JEDEC EIA/J	IESD22-A114				
CY62167GE30 (7CC1721673A	a) 9423005	611500929	CML-RA	1100	3	0	
CY62167GE30 (7CC1721673A	a) 9423005	611500929	CML-RA	2200	8	0	
CY62167GE30 (7CC1721673A	a) 9423005	611500929	CML-RA	3300	3	0	
STRESS: HIGH TEMP DYNA	MIC OPERATI	NG LIFE-EARL	Y FAILURE RA	TE , 125C, 1.	44V		
CY62167GE30 (7CC1721673A	a) 9423005	611500929	CML-RA	96	927	0	
CY62167G30 (7CC172167A)	9438001	611503292	G-Taiwan	96	695	0	
STRESS: STATIC LATCH-U	P TESTING, 85	iC, 8.25V, +/-140	0mA				
CY62167GE30 (7CC1721673A	a) 9423005	611500929	CML-RA	COMP	3	0	
STRESS: STATIC LATCH-U	P TESTING, 85	iC, 9.1V, +/-200i	mA				
CY62167GE30 (7CC1721673A	a) 9423005	611500929	CML-RA	COMP	3	0	
STRESS: STATIC LATCH-U	P TESTING, 12	25C, 8.25V, +/-1	40mA				
CY62167GE30 (7CC1721673A	a) 9423005	611500929	CML-RA	COMP	3	0	
YIELD: CLASS							
CY62167GE30 (7CC1721673A	3) 9423005	611500929	CML-RA	COMP	EQUIVAL	ENT	
YIELD: E-TEST							
CY62167GE30 (7CC1721673A	3) 9423005	611500929	CML-RA	COMP	EQUIVAL	ENT	
YIELD: SORT							
CY62167GE30 (7CC1721673A	3) 9423005	611500929	CML-RA	COMP	EQUIVAL	ENT	



Device	Fab Lot#	Assy Lot#	Assy Loc	Duration	Samp	Rej	Failure Mechanism
STRESS: ACOUSTIC, MSL3							
CY7C1061G (7CP171061AO)	9537003	611624393	SB-Thailand	COMP	15	0	
STRESS: HIGH TEMP DYNAI	MIC OPERATI	NG LIFE-EARLY	FAILURE RAT	TE , 125C, 1	.44V		
CY62167EV30LL (7CP182167A	) 9851013	611908715	SB-Thailand	96	1636	0	
STRESS: HIGH TEMP DYNAI	MIC OPERATI	NG LIFE-LATEN	IT FAILURE RA	TE, 125C, 1	.44V		
CY62167EV30LL (7CP182167A	) 9851013	611908715	SB-Thailand	1000	120	0	
STRESS: PRESSURE COOK	ER TEST, 121	C, 100%RH, 15 I	Psig, PRE COM	ID 192 HR 3	80C/60%	6RH, I	WSL3
CY62157EV30LL (7CP62157FC	3) 4501549	RFB2171	SB-Thailand	168	80	0	
STRESS: TEMPERATURE CY	CLE COND.	C -65C TO 150C	, PRE COND 1	92 HRS 30C	:/60%RI	H, MS	L3
CY7C1061G (7CP171061AO)	9537003	611624393	SB-Thailand	500	80	0	
CY7C1061G (7CP171061AO)	9537003	611624393	SB-Thailand	1000	80	0	
STRESS: ESD-CHARGE DEV	ICE MODEL						
CY62167EV30LL (7CP182167A	) 9851013	611908715	SB-Thailand	500	9	0	
CY62167EV30LL (7CP182167A	) 9851013	611908715	SB-Thailand	1000	3	0	
CY62167EV30LL (7CP182167A	) 9851013	611908715	SB-Thailand	1250	3	0	
STRESS: ESD-HUMAN BODY	CIRCUIT PE	R JEDEC EIA/JE	ESD22-A114				
CY62167EV30LL (7CP182167A	) 9851013	611908715	SB-Thailand	1100	3	0	
CY62167EV30LL (7CP182167A	) 9851013	611908715	SB-Thailand	2200	8	0	
CY62167EV30LL (7CP182167A	) 9851013	611908715	SB-Thailand	3300	3	0	
STRESS: STATIC LATCH-UP	TESTING, 12	5C, 5.4V, +/-100	mA				
CY62167EV30LL (7CP182167A	) 9851013	611908715	SB-Thailand	COMP	3	0	
STRESS: STATIC LATCH-UP	TESTING, 12	5C, 5.94V, +/-14	0mA				
CY62167EV30LL (7CP182167A	) 9851013	611908715	SB-Thailand	COMP	2	0	
STRESS: STATIC LATCH-UP	TESTING, 85	C, 5.94V, +/-140	mA				
CY62167EV30LL (7CP182167A	) 9851013	611908715	SB-Thailand	COMP	2	0	
STRESS: STATIC LATCH-UP	TESTING, 85	C, 5.94V, +/-200	mA				
CY62167EV30LL (7CP182167A	) 9851013	611908715	SB-Thailand	COMP	2	0	



Device	Fab Lot#	Assy Lot #	Assy Loc	Duration	Samp	Rej	Failure	Mechanis	m
STRESS: HIGH TEMP DYNAI	MIC OPERATI	NG LIFE-EARLY	FAILURE RAT	TE , 125C, 1	1.44V				
CY62167G30 (7CP182167AO)	9851013	611910418	SB-Thailand	96	2318	0			
STRESS: ESD-CHARGE DEV	ICE MODEL								
CY62167G30 (7CP182167AO)	9851013	611910418	SB-Thailand	500	9	0			
CY62167G30 (7CP182167AO)	9851013	611910418	SB-Thailand	1000	3	0			
CY62167G30 (7CP182167AO)	9851013	611910418	SB-Thailand	1250	3	0			
STRESS: ESD-HUMAN BODY	Y CIRCUIT PE	R JEDEC EIA/JE	ESD22-A114						
CY62167G30 (7CP182167AO)	9851013	611910418	SB-Thailand	1100	3	0			
CY62167G30 (7CP182167AO)	9851013	611910418	SB-Thailand	2200	8	0			
CY62167G30 (7CP182167AO)	9851013	611910418	SB-Thailand	3300	3	0			
STRESS: STATIC LATCH-UP	TESTING, 12	5C, 5.4V, +/-100	mA						
CY62167G30 (7CP182167AO)	9851013	611910418	SB-Thailand	COMP	3	0			
STRESS: STATIC LATCH-UP	TESTING, 12	5C, 5.94V, +/-14	0mA						
CY62167G30 (7CP182167AO)	9851013	611910418	SB-Thailand	COMP	2	0			
STRESS: STATIC LATCH-UP	TESTING, 85	C, 5.94V, +/-140	mA						
CY62167G30 (7CP182167AO)	9851013	611910418	SB-Thailand	COMP	2	0			
STRESS: STATIC LATCH-UP	TESTING, 85	C, 5.94V, +/-200	mA						
CY62167G30 (7CP182167AO)	9851013	611910418	SB-Thailand	COMP	2	0			



Device Fa	ab Lot#	Assy Lot #	Assy Loc	Duration	Samp	Rej	Failure	Mechanism
STRESS: HIGH TEMP DYNAMIC OPI	ERATING	LIFE-EARLY FA	ILURE RATE	, 125C, 1.4	4V			
CY62167EV30LL9 (7CP182167ABO) 99	907044	611920146	SB-Thailand	96	1762	0		
STRESS: HIGH TEMP DYNAMIC OPI	ERATING	LIFE-LATENT F	AILURE RATE	E, 125C, 1.4	4V			
CY62167EV30LL9 (7CP182167ABO) 99	907044	611920146	SB-Thailand	500	120	0		
CY62167EV30LL9 (7CP182167ABO) 99	907044	611920146	SB-Thailand	1000	118	0		
STRESS: ESD-CHARGE DEVICE MC	DEL							
CY62167EV30LL9 (7CP182167ABO) 99	907044	611920146	SB-Thailand	500	9	0		
CY62167EV30LL9 (7CP182167ABO) 99	907044	611920146	SB-Thailand	1000	3	0		
CY62167EV30LL9 (7CP182167ABO) 99	907044	611920146	SB-Thailand	1250	3	0		
STRESS: ESD-HUMAN BODY CIRCU	JIT PER J	EDEC EIA/JESD	22-A114					
CY62167EV30LL9 (7CP182167ABO) 99	907044	611920146	SB-Thailand	1100	3	0		
CY62167EV30LL9 (7CP182167ABO) 99	907044	611920146	SB-Thailand	2200	8	0		
CY62167EV30LL9 (7CP182167ABO) 99	907044	611920146	SB-Thailand	3300	3	0		
STRESS: STATIC LATCH-UP TESTII	VG, 125C,	<i>5.4V,</i> +/-100mA						
CY62167EV30LL9 (7CP182167ABO) 99	907044	611920146	SB-Thailand	COMP	3	0		
STRESS: STATIC LATCH-UP TESTII	VG, 125C,	5.94V, +/-140m/	A					
CY62167EV30LL9 (7CP182167ABO) 99	907044	611920146	SB-Thailand	COMP	2	0		
STRESS: STATIC LATCH-UP TESTII	VG, 85C, 5	5.94V, +/-140mA						
CY62167EV30LL9 (7CP182167ABO) 99	907044	611920146	SB-Thailand	COMP	2	0		
STRESS: STATIC LATCH-UP TESTII	VG, 85C, 5	5.94V, +/-200mA						
CY62167EV30LL9 (7CP182167ABO) 99	907044	611920146	SB-Thailand	COMP	2	0		



Device	Fab Lot#	Assy Lot#	Assy Loc	Duration	Samp	Rej	Failure	Mechanism
STRESS: ACOUSTIC, MSL3								
CY62157G30 (7CP182157ABO)	9938005	611936984	SB-Thailand	COMP	22	0		
STRESS: ESD-CHARGE DEVICE	MODEL							
CY62157G30 (7CP182157ABO)	9938005	611936984	SB-Thailand	500	9	0		
CY62157G30 (7CP182157ABO)	9938005	611936984	SB-Thailand	750	3	0		
CY62157G30 (7CP182157ABO)	9938005	611936984	SB-Thailand	1000	3	0		
CY62157G30 (7CP182157ABO)	9938005	611936984	SB-Thailand	1250	3	0		
CY62157G30 (7CP182157ABO)	9938005	611936984	SB-Thailand	1500	3	0		
CY62157G30 (7CP182157ABO)	9938005	611936984	SB-Thailand	1750	3	0		
CY62157G30 (7CP182157ABO)	9938005	611936984	SB-Thailand	2000	3	0		
STRESS: ESD-HUMAN BODY CI	RCUIT PER J	EDEC EIA/JESI	D22-A114					
CY62157G30 (7CP182157ABO)	9938005	611936984	SB-Thailand	1100	3	0		
CY62157G30 (7CP182157ABO)	9938005	611936984	SB-Thailand	2200	8	0		
CY62157G30 (7CP182157ABO)	9938005	611936984	SB-Thailand	3300	3	0		
CY62157G30 (7CP182157ABO)	9938005	611936984	SB-Thailand	4000	3	0		
CY62157G30 (7CP182157ABO)	9938005	611936984	SB-Thailand	5000	3	0		
CY62157G30 (7CP182157ABO)	9938005	611936984	SB-Thailand	6000	3	0		
STRESS: HI-ACCEL SATURATION	ON TEST, 130	C, 85%RH, 3.65	V, PRE COND	192 HR 30	C/60%R	Н, М	SL3	
CY62157G30 (7CP182157ABO)	9938005	611936984	SB-Thailand	96	30	0		
CY62157G30 (7CP182157ABO)	9938005	611936984	SB-Thailand	128	30	0		
STRESS: HI-ACCEL SATURATION	N TEST- UNBI	ASED (130C, 85	5%RH), PRE C	COND 192 I	HR 30C/6	60%R	H (MSL3)	
CY62157G30 (7CP182157ABO)	9938005	611936984	SB-Thailand	96	80	0		
CY62157G30 (7CP182157ABO)	9938005	611936984	SB-Thailand	192	80	0		
STRESS: HIGH TEMP DYNAMIC	OPERATING	LIFE-EARLY FA	AILURE RATE	, 125C, 1	.44V			
CY62157G30 (7CP182157ABO)	9938005	611936984	SB-Thailand	96	1542	0		
STRESS: HIGH TEMP DYNAMIC	OPERATING	LIFE-LATENT F	FAILURE RAT	E, 125C, 1.	.44V			
CY62157G30 (7CP182157ABO)	9938005	611936984	SB-Thailand	500	120	0		
CY62157G30 (7CP182157ABO)	9938005	611936984	SB-Thailand	1000	118	0		



Device	Fab Lot#	Assy Lot#	Assy Loc	Duration	Samp	Rej	Failure I	Иесhani	sm
STRESS: PRE/POST LFR CRITIC	AL PARAME	TERS							
CY62157G30 (7CP182157ABO)	9938005	611936984	SB-Thailand	0	32	0			
CY62157G30 (7CP182157ABO)	9938005	611936984	SB-Thailand	500	32	0			
CY62157G30 (7CP182157ABO)	9938005	611936984	SB-Thailand	1000	32	0			
STRESS: STATIC LATCH-UP TES	STING, 125C,	<i>5.4V,</i> +/-100mA							
CY62157G30 (7CP182157ABO)	9938005	611936984	SB-Thailand	COMP	3	0			
STRESS: STATIC LATCH-UP TES	STING, 125C,	5.94V, +/-140m/	4						
CY62157G30 (7CP182157ABO)	9938005	611936984	SB-Thailand	COMP	3	0			
STRESS: STATIC LATCH-UP TES	STING, 85C, 5	5.94V, +/-140mA							
CY62157G30 (7CP182157ABO)	9938005	611936984	SB-Thailand	COMP	3	0			
STRESS: STATIC LATCH-UP TES	STING, 85C, 5	5.94V, +/-200mA							
CY62157G30 (7CP182157ABO)	9938005	611936984	SB-Thailand	COMP	3	0			
STRESS: STATIC LATCH-UP TES	STING, 85C, 5	5.94V, +/-300mA							
CY62157G30 (7CP182157ABO)	9938005	611936984	SB-Thailand	COMP	3	0			
STRESS: TEMPERATURE CYCLI	E COND. C -	65C TO 150C, P	RE COND 192	? HRS 30C/	60%RH,	MSL	3		
CY62157G30 (7CP182157ABO)	9938005	611936984	SB-Thailand	500	80	0			
CY62157G30 (7CP182157ABO)	9938005	611936984	SB-Thailand	1000	80	0			



## **Document History Page**

Document Title: QTP# 193601: 8-MBIT ULTRA LOW POWER ASYNCHRONOUS SRAM FAMILY, ULP65NM

(LL65UMP-25ODR) TECHNOLOGY AT UMC FAB 12A

Document Number: 002-29675

Rev.	ECN No.	Orig. of Change	Description of Change
**	6789817	JYF	Initial spec release.

# **Cypress Semiconductor Corporation CY62157EVXX Characterization Report**

8 Mbit Static RAM

## **Design Engineering Director or Manager**

Prashant Saxena psc@cypress.com

### **Product Engineering Director**

Shailesh Chauhan svc@cypress.com

### **Product Engineer**

Mark Lindsey Magboo qoo@cypress.com

### **Applications Engineer**

Vinay Manikkoth vini@cypress.com

## **Marketing Engineer**

Karthik Rangarajan karr@cypress.com



www.cypress.com

198 Champion Ct. San Jose, CA 95134 USA

> Tel: (408) 943 2600 Fax: (408) 943 4730



## 1.0 Table of Contents

1.0	Table of Contents	2
	Introduction	
	2.1 General Description	3
	2.2 Datasheet	5
	2.3 Application Notes	5
	2.4 White Papers	5
3.0	Characterization Hardware and Setup	
	Measurement System and Hardware     Characterization Conditions and Parameters	6 6
4.0	DC Characterization	
	4.1 DC Characterization Summary over V <sub>DD</sub> and Temperature	6
5.0	AC Characterization	. 10
	5.1 AC Characterization Summary over V <sub>DD</sub> and Temperature	.10
Doc	ument History Page	. 12



#### 2.0 Introduction

## 2.1 General Description

The CY62157EV30 is a high-performance CMOS static RAM. This device features advanced circuit design to provide ultra-low active current. This is ideal for providing More Battery Life™ (MoBL®) in portable applications such as cellular telephones. The device also has an automatic power down feature that significantly reduces power consumption when addresses are not toggling. Place the device into standby mode when deselected (CE1 HIGH or CE2 LOW or both BHE and BLE are HIGH). The input or output pins (I/O0 through I/O15) are placed in a high impedance state when the device is deselected (CE1 HIGH or CE2 LOW), the outputs are disabled (OE HIGH), Byte High Enable and Byte Low Enable are disabled (BHE, BLE HIGH), or a write operation is active (CE1 LOW, CE2 HIGH and WE LOW).

To write to the device, take Chip Enable (CE1 LOW and CE2 HIGH) and Write Enable (WE) inputs LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O0 through I/O7) is written into the location specified on the address pins (A0 through A18). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O8 through I/O15) is written into the location specified on the address pins (A0 through A18).

To read from the device, take Chip Enable (CE1 LOW and CE2 HIGH) and Output Enable (OE) LOW while forcing the Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by the address pins appear on I/O0 to I/O7. If Byte High Enable (BHE) is LOW, then data from memory appears on I/O8 to I/O15.

## Logic Block Diagram DATA IN DRIVERS DECODER SENSE AMPS 512K × 16/1M × 8 RAM Array I/O<sub>0</sub>-I/O<sub>7</sub> ROW ► I/O<sub>8</sub>-I/O<sub>15</sub> COLUMN DECODER BYTE CE<sub>2</sub> BHE Power Down WE Circuit BHE OE BLE BLE



## Pin Configurations

Figure 1. 48-ball VFBGA pinout (Top View)




Figure 2. 44-pin TSOP II pinout (Top View)





Figure 3. 48-pin TSOP I pinout (Top View)





#### 2.2 Datasheet

The CY62157EVXX meets all datasheet specifications. The datasheet is available from the Cypress Website at:

CY62157EV30 Datasheet CY62157EV18 Datasheet

## 2.3 Application Notes

The CY62157EVXX has the following associated Application Notes at this time. The Application Notes are available from the Cypress website at the URL provided below.

AN44517 - Design Recommendation for Battery-Backed SRAMs Using Cypress MoBL® SRAMs

## 2.4 White Papers

The CY62157EVXX has no associated White Papers at this time.

## 2.5 Qualification Report

The CY62157EVXX is qualified under QTP 193601.



## 3.0 Characterization Hardware and Setup

## 3.1 Measurement System and Hardware

The following equipments and hard wares are used for the DC and AC parametric characterization of this device.

#### 3.1.1 Characterization Board

All the DC parameters and the AC parameters were measured using 48TSOP1 package with the D1054 hand test interface board and 48VFBGA package with D84348 board connected to L042 load board. Pin capacitance was measured using the probe card type board.

#### 3.1.2 ATE

Advantest 5581P tester was used for the DC and AC parameter characterization.

### 3.1.3 Temperature Forcing System

Temptronics TP04310A Precision Temperature Forcing System was used to force ambient temperature.

## 3.1.4 Frequency LCR Meter

HP4284A LCR Meter was used to measure input and output pin capacitance.

#### 3.1.5 Power Supply

The Kiethley 2400 Source Meter was used to supply power for device for pin capacitance measurement.

#### 3.2 Characterization Conditions and Parameters

Characterization was done on the following device and conditions as listed in <u>Table</u> 1. Units used for characterization are quick builds and chosen randomly unless specified.

**Table 1. Characterization Conditions and Parameters** 

Parame	er Device	Fab Lot	Assy Lot	# of Devices	Voltage Variation (V)	Temperature Variation (°C)
DC & A	C CY62157EV30-45BVXI	9938005	611936984	64	1.65V-3.7V	-40, 25, 85

The part is qualified for a new technology and fabrication site. The below tables compare the characterization results for the current technology and the new technology.



## 4.0 DC Characterization

## 4.1 DC Characterization Summary over V<sub>DD</sub> and Temperature

Table 2. 3V DC Characterization Results across  $V_{\text{DD}}$  and Temperature

Parameter	Descr	iption	Test Conc	litions	Data	sheet (4	5ns)	90nr	n Skywate (current)	r fab	65	nm UMC (	fab	Unit
					Min	Тур	Max	Min	Mean	Max	Min	Mean	Max	
V <sub>он</sub>	Output HIGH	2.2V to 2.7V	VCC = Min, IOF	H = -0.1 mA	2.0	-	-	2.16	2.17	2.18	2.15	2.15	2.16	V
VOH	voltage	2.7V to 3.6V	VCC = Min, IOH	VCC = Min, IOH = -1.0 mA		-	-	2.60	2.61	2.61	2.58	2.58	2.59	v
.,	Output LOW	2.2V to 2.7V	VCC = Min, IO	L = 0.1 mA	-	-	0.4	0.028	0.029	0.03	0.038	0.040	0.044	.,
VoL	voltage	2.7V to 3.6V	VCC = Min, IO	L = 2.1 mA	-	-	0.4	0.170	0.175	0.180	0.146	0.149	0.154	V
\/	Input HIGH	2.2V to 2.7V			1.8	-	VCC + 0.3	1.19	1.21	1.25	1.21	1.22	1.24	V
V <sub>IH</sub>	voltage	2.7V to 3.6V			2.0	-	VCC + 0.3	1.47	1.50	1.56	1.69	1.70	1.71	V
VIL	Input LOW	2.2V to 2.7V			-0.3	-	0.6	0.87	0.88	0.90	0.96	0.97	0.97	V
VIL	voltage	2.7V to 3.6V			-0.3	-	0.8	0.96	0.98	1.00	1.15	1.16	1.17	V
lıx	Input leaka	age current	GND < VIN	< VCC	-1.0	-	1.0	-0.020	0.072	0.100	-0.040	0.020	0.140	uA
loz	Output leak	age current		GND < VOUT < VCC, Output disabled		-	1.0	-0.020	0.028	0.040	-0.040	0.024	0.040	uA
lcc	Operating su	upply current	VCC = Max, IOUT = 0 mA,	f = 1 MHz	ī	6	7	1.8	1.99	2.08	3.36	3.64	4.00	mA
	Special services		CMOS levels	f = 22.22 MHz (55ns)	-	18	25	19.12	20.56	21.52	18.80	19.65	20.80	
l <sub>sb1</sub>	Current - C	CE1 > VCC - 0.2 V or CE2 < 0.2 V or (BHE and BLE) > VCC - 0.2 V, VIN < 0.2 V, VIN > VCC - 0.2 V, VIN < 0.2 V, f = fmax (address and data only), f = 0 (OE, and WE), VCC = VCC(max)		-	2	8	1.88	3.17	4.26	2.94	3.76	4.64	uA	
lsb2		MOS Inputs V to 3.6 V	CE1 > VCC - CE2 < 0.2 (BHE and BLE) V, VIN > VCC - VIN < 0. f = 0, VCC = V	2 V or > VCC - 0.2 - 0.2 V or 2 V,	-	2	8	2.48	3.19	4.32	4.54	4.80	5.16	uA



Table 3. 1.8V DC Characterization Results across  $V_{\text{\tiny DD}}$  and Temperature

Parameter	Description	Test Cond	ditions	Data	ısheet (5	5ns)	90nr	n Skywate (current)	r fab	65	Unit		
				Min	Тур	Max	Min	Mean	Max	Min	Mean	Max	
Vон	Output HIGH voltage	Vcc = 1.65V, IO	H = -0.1 mA	1.4	-	-	1.61	1.62	1.63	1.59	1.60	1.60	V
V <sub>OL</sub>	Output LOW voltage	VCC = 1.65V, IC	OL = 0.1 mA	-	-	0.2	0.024	0.027	0.030	0.040	0.043	0.048	٧
V <sub>IH</sub>	Input HIGH voltage	Vcc = 1.65V to 2.25V		1.4	-	VCC + 0.2	1.06	1.08	1.10	1.24	1.25	1.26	٧
VIL	Input LOW voltage	Vcc = 1.65V	Vcc = 1.65V to 2.25V		-	0.4	0.78	0.81	0.83	0.75	0.76	0.76	٧
I <sub>IX</sub>	Input leakage current	GND < VIN	I < VCC	-1.0	-	1.0	-0.020	0.072	0.100	-0.040	0.020	0.140	uA
loz	Output leakage current	GND < VOUT < disable		-1.0	-	1.0	-0.020	0.028	0.040	-0.040	0.024	0.040	uA
lcc	Operating supply current	VCC = Max, IOUT = 0 mA.	f = 1 MHz	-	6	7	1.61	1.84	2.57	3.08	3.37	3.80	mA
	Speciality Services	CMOS levels	$f = f_{max}$	-	18	25	18.50	20.18	21.22	14.80	15.88	16.80	
lsb1	Automatic CE power down current – CMOS inputs	CE1 > VCC - 0.2  or (BHE and BL 0.2 \ VIN > VCC - 0.2  v, f = fmax (addre only) f = 0 (OE, and \ VCC(m	/ LE) > VCC – /, V, VIN < 0.2 ss and data ), WE), VCC =	-	2	8	1.80	3.00	3.82	4.06	4.76	5.62	uA
l <sub>sb2</sub>	Automatic CE power down current – CMOS inputs	CE1 > VCC · CE2 < 0.2 (BHE and BLE) VIN > VCC - VIN < 0.6 f = 0, VCC = VIN < 0.6 (BHE and BLE) VIN < 0.6 (BHE and BLE) VIN < 0.6 (BHE and BLE) VCC = VIN < 0	2 V or > VCC – 0.2 - 0.2 V or .2 V,	,	2	8	2.64	3.24	4.00	6.46	6.72	7.06	uA

Capacitance

Parameter	Description	Test Conditions	Datasheet	90nm Skywater fab (current)	65nm UMC fab (New)	Unit
Cin	Input capacitance	TA = 25 °C, f = 1 MHz, VCC =	10	7.80	7.80	pF
Соит	Output capacitance	VCC(typ)	10	6.80	6.80	pF



## **Data Retention Characteristics**

Parameter	Description	Test Conditions	Datasheet (45ns)			90nm Skywater fab (current)			65nm UMC fab (New)			Unit
			Min	Тур	Max	Min	Mean	Max	Min	Mean	Max	
$V_{DR}$	VCC for data retention		1.5	-	-	Pass	-	-	Pass	-	-	V
ICCDR	Data retention current	VCC = 1.5 V, CE1 > VCC - 0.2 V or CE2 < 0.2 V, or (BHE and BLE) > VCC - 0.2 V, VIN > VCC - 0.2 V or VIN < 0.2 V		3.2	8	1.62	2.59	3.10	4.06	4.51	4.80	uA
t <sub>CDR</sub>	Chip deselect to data retention time		0	-	-	Pass	-	-	Pass	-	-	٧
t <sub>R</sub>	Operation recovery time	VCC > 2.2 V	45	-	-	pass	-	-	Pass	-	-	ns

Parameter	Description	Test Conditions	Datasheet (55ns)			90nm Skywater fab (current)			65nm UMC fab (New)			Unit
	233311		Min	Тур	Max	Min	Mean	Max	Min	Mean	Max	
$V_{DR}$	VCC for data retention		1.0	-	-	Pass	-	-	Pass	-	-	V
Icedr	Data retention current	VCC = 1.2 V, CE1 > VCC - 0.2 V or CE2 < 0.2 V, or (BHE and BLE) > VCC - 0.2 V, VIN > VCC - 0.2 V or VIN < 0.2 V	-	5	9	0.40	1.89	2.66	6.32	6.69	7.08	uA
t <sub>CDR</sub>	Chip deselect to data retention time		0	-	-	Pass	-	-	Pass	-	-	V
t <sub>R</sub>	Operation recovery time	VCC > 2.2 V	55	-	-	pass	-	-	Pass	-	-	ns



## 5.0 AC Characterization

## 5.1 AC Characterization Summary over V<sub>DD</sub> and Temperature

Table 4. AC Characterization Results across V<sub>DD</sub> (2.2V-3.6V) and Temperature

Parameter	Description	Datashe	Datasheet (45ns)		90nm Skywater fab (current)			65nm UMC fab (New)		
		Min	Max	Min	Mean	Max	Min	Mean	Max	Unit
Read Cycle										
t <sub>RC</sub>	Read cycle time	45.0	-	Pass	-	-	Pass	-	-	ns
t <sub>AA</sub>	Address to data valid	-	45.0	28.00	30.16	33.87	15.68	16.29	17.05	ns
t <sub>OHA</sub>	Data hold from address change	10.0		14.37	15.44	17.19	15.45	15.74	15.94	ns
t <sub>ACE</sub>	CEB LOW to data valid	-	45.0	30.00	32.28	36.25	28.98	30.34	31.55	ns
t <sub>DOE</sub>	OEB LOW to data valid	-	22.0	11.44	12.03	12.87	7.30	7.43	7.57	ns
t <sub>LZOE</sub>	OEB LOW to low-Z	5	-	7.65	7.74	7.75	7.65	7.74	7.75	ns
<b>t</b> HZOE	OEB HIGH to high-Z	-	18.0	5.65	5.80	5.87	5.73	5.87	5.93	ns
tlzce	CEB LOW to low-Z	10.0	-	27.80	27.83	27.90	27.75	27.82	27.90	ns
thzce	CEB LOW to low-Z	-	18.0	6.05	6.10	6.15	6.03	6.15	6.28	ns
tpu	CEB LOW to power-up	0	-	pass	-	-	pass	-	-	ns
t <sub>pd</sub>	CEB HIGH to power-down	-	45.0	-	-	pass	-	-	pass	ns
tobe	Byte enable to data valid	-	45.0	30.75	34.02	38.19	29.61	31.02	32.18	ns
t <sub>LZBE</sub>	Byte enable to low-Z	5	-	28.13	28.20	28.28	27.18	28.09	28.23	ns
t <sub>HZBE</sub>	Byte disable to high-Z	-	18.0	6.03	6.08	6.15	6.03	6.10	6.18	ns

Parameter	Description	Datasheet (45ns)		90nm Skywater fab (current)			65nn			
i arameter	Description	Min	Max	Min	Mean	Max	Min	Mean	Max	Unit
Write Cycle	•	•				•			•	
t <sub>WC</sub>	Write cycle time	45.0	-	pass	-	-	pass	-	-	ns
tsce	CE LOW to write end	-	35.0	16.25	17.50	20.19	23.41	24.76	25.98	ns
t <sub>AW</sub>	Address setup to write end	-	35.0	17.37	19.38	21.62	25.43	26.92	28.22	ns
t <sub>HA</sub>	Address hold from write end	0	-	-6.44	-6.21	-5.88	-11.32	-10.61	-10.17	ns
tsa	Address setup to write start	0	-	-9.56	-7.75	-8.34	-6.89	-6.67	-6.45	ns
t <sub>PWE</sub>	WE pulse width	-	35.0	13.75	14.90	17.25	5.85	6.13	6.45	ns
t <sub>BW</sub>	Byte Enable to write end	-	35.0	17.75	19.16	21.81	25.48	26.90	28.11	ns
t <sub>SD</sub>	Data setup to write end	-	25.0	10.81	11.56	12.87	6.18	6.43	6.73	ns
t <sub>HD</sub>	Data hold from write end	0	-	-7.25	-6.64	-6.13	-2.57	-2.38	-2.13	ns
t <sub>HZWE</sub>	WE LOW to high-Z	-	18.0	6.21	6.22	6.23	6.20	6.22	6.24	ns
t <sub>LZWE</sub>	WE HIGH to low-Z	10.0	-	15.70	15.78	15.85	15.85	15.89	15.93	ns



#### Table 5. AC Characterization Results across V<sub>DD</sub> (1.65V-2.2V) and Temperature

Parameter	Description	Datashe	Datasheet (55ns)		90nm Skywater fab (current)			65nm UMC fab (New)		
		Min	Max	Min	Mean	Max	Min	Mean	Max	Unit
Read Cycle										
trc	Read cycle time	55.0	-	Pass	-	-	Pass	-	-	ns
t <sub>AA</sub>	Address to data valid	-	55.0	33.31	33.70	35.56	16.25	16.81	17.45	ns
toна	Data hold from address change	10.0		14.37	15.44	17.19	15.45	15.67	16.00	ns
tace	CEB LOW to data valid	-	55.0	36.12	36.89	38.69	31.16	32.51	33.73	ns
t <sub>DOE</sub>	OEB LOW to data valid	-	25.0	11.31	12.13	13.50	8.45	8.55	8.72	ns
<b>t</b> LZOE	OEB LOW to low-Z	5	-	7.65	7.74	7.75	7.65	7.74	7.75	ns
thzoe	OEB HIGH to high-Z	-	18.0	5.65	5.80	5.87	5.73	5.87	5.93	ns
tlzce	CEB LOW to low-Z	10.0	-	27.80	27.83	27.90	27.75	27.82	27.90	ns
thzce	CEB LOW to low-Z	-	18.0	6.05	6.10	6.15	6.03	6.15	6.28	ns
t <sub>PU</sub>	CEB LOW to power-up	0	-	pass	-	-	pass	-	-	ns
t <sub>pd</sub>	CEB HIGH to power-down	-	55.0	-	-	pass	-	-	pass	ns
t <sub>DBE</sub>	Byte enable to data valid	-	55.0	36.56	37.73	40.69	32.07	33.49	34.80	ns
t <sub>LZBE</sub>	Byte enable to low-Z	5.0	-	28.13	28.20	28.28	27.18	28.09	28.23	ns
t <sub>HZBE</sub>	Byte disable to high-Z	-	18.0	6.03	6.08	6.15	6.03	6.10	6.18	ns

Parameter	Description	Datasheet (55ns)		90nm Skywater fab (current)			65nn			
i arameter	Description	Min	Max	Min	Mean	Max	Min	Mean	Max	Unit
Write Cycle										
twc	Write cycle time	55.0	-	pass	-	-	pass	-	-	ns
t <sub>SCE</sub>	CE LOW to write end	-	40.0	18.00	18.72	20.31	24.77	26.16	27.34	ns
t <sub>AW</sub>	Address setup to write end	-	40.0	20.87	21.47	22.94	26.91	28.35	29.53	ns
t <sub>HA</sub>	Address hold from write end	0	-	-6.56	-6.18	-5.69	-11.76	-11.02	-10.66	ns
tsa	Address setup to write start	0	-	-9.94	-8.67	-7.88	-7.44	-7.15	-6.84	ns
t <sub>PWE</sub>	WE pulse width	-	40.0	13.25	14.60	17.44	5.74	6.09	6.45	ns
t <sub>BW</sub>	Byte Enable to write end	-	40.0	20.50	21.36	22.94	27.07	28.52	30.02	ns
tsp	Data setup to write end	-	25.0	10.69	11.49	12.81	6.67	6.91	7.33	ns
t <sub>HD</sub>	Data hold from write end	0	-	-6.69	-6.26	-5.75	-2.84	-2.68	-2.46	ns
t <sub>HZWE</sub>	WE LOW to high-Z	-	20.0	6.21	6.22	6.23	6.20	6.22	6.24	ns
t <sub>LZWE</sub>	WE HIGH to low-Z	10.0	-	15.70	15.78	15.85	15.85	15.89	15.93	ns



## **Document History Page**

Rev.	ECN No.	Orig. of	Description of Change
		Change	
**	6807771	ARAV	New Characterization Report

### Sales, Solutions, and Legal Information

#### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at cypress.com/sales.

#### **Products**

PSoC psoc.cypress.com Clocks & Buffers clocks.cypress.com Wireless wireless.cypress.com Memories memory.cypress.com Image Sensors image.cypress.com

#### **PSoC Solutions**

General psoc.cypress.com/solutions Low Power/Low Voltage psoc.cypress.com/low-power Precision Analog psoc.cypress.com/precision-analog LCD Drive psoc.cypress.com/lcd-drive CAN 2.0b psoc.cypress.com/can USB psoc.cypress.com/usb

© Cypress Semiconductor Corporation, 2020. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

All products and company names mentioned in this document may be the trademarks of their respective holders.



## 8-Mbit (512K × 16) Static RAM

#### **Features**

■ Very high speed: 55 ns

■ Wide voltage range: 1.65 V-2.25 V

■ Pin compatible with CY62157DV18 and CY62157DV20

■ Ultra low standby power

Typical Standby current: 2 μA

Maximum Standby current: 8 μA

■ Ultra low active power

□ Typical active current: 6 mA at f = 1 MHz

■ Easy memory expansion with  $\overline{CE}_1$ ,  $CE_2$  and  $\overline{OE}$  features

■ Automatic power down when deselected

Complementary metal oxide semiconductor (CMOS) for optimum speed and power

■ Available in Pb-free 48-ball very fine-pitch ball grid array (VFBGA) package

## **Functional Description**

The CY62157EV18 is a high performance CMOS static RAM organized as 512K words by 16 bits. This device features advanced circuit design to provide ultra low active current. This is ideal for providing More Battery Life™ (MoBL®) in portable applications such as cellular telephones. The device also has an automatic power down feature that significantly reduces power

consumption when addresses are not toggling. The device can also be put into standby mode when deselected (CE<sub>1</sub> HIGH or CE<sub>2</sub>LOW or both BHE and BLE are HIGH). The input and output pins (I/O<sub>0</sub> through I/O<sub>15</sub>) are placed in a high impedance state when:

- Deselected (CE<sub>1</sub> HIGH or CE<sub>2</sub> LOW)
- Outputs are disabled (OE HIGH)

address pins ( $A_0$  through  $A_{18}$ ).

- <u>Both Byte High Enable and Byte Low Enable are disabled</u> (BHE, BLE HIGH) or
- Write operation is active  $(\overline{CE}_1 \text{ LOW}, CE_2 \text{ HIGH} \text{ and } \overline{\text{WE}} \text{ LOW})$ . Write to the device by taking Chip Enables  $(\overline{CE}_1 \text{ LOW} \text{ and } CE_2 \text{ HIGH})$  and Write Enable  $(\overline{\text{WE}})$  input LOW. If Byte Low Enable  $(\overline{\text{BLE}})$  is LOW, then data from I/O pins  $(I/O_0 \text{ through } I/O_7)$ , is written into the location specified on the address pins  $(A_0 \text{ through } A_{18})$ . If Byte High Enable  $(\overline{\text{BHE}})$  is LOW, then data from I/O pins  $(I/O_8 \text{ through } I/O_{15})$  is written into the location specified on the

Read from the device by taking Chip Enables ( $\overline{\text{CE}}_1$  LOW and CE<sub>2</sub> HIGH) and Output Enable ( $\overline{\text{OE}}$ ) LOW while forcing the Write Enable ( $\overline{\text{WE}}$ ) HIGH. If Byte Low Enable ( $\overline{\text{BLE}}$ ) is LOW, then data from the memory location specified by the address pins appear on I/O<sub>0</sub> to I/O<sub>7</sub>. If Byte High Enable ( $\overline{\text{BHE}}$ ) is LOW, then data from memory appears on I/O<sub>8</sub> to I/O<sub>15</sub>. See the Truth Table on page 13 for a complete description of read and write modes.

For a complete list of related documentation, click here.

#### **Product Portfolio**

			Power Dissipation									
Donato 4	Vo	<sub>CC</sub> Range (	V)	Speed	Operating I <sub>CC</sub> , (mA)				Standby, I <sub>SB2</sub> (μΑ)			
Product				(ns)	f = 1	f = 1MHz		f = f <sub>max</sub>		Otandby, ISB2 (pp.)		
	Min	Typ <sup>[1]</sup>	Max		Typ <sup>[1]</sup>	Max	Typ <sup>[1]</sup>	Max	Typ <sup>[1]</sup>	Max		
CY62157EV18	1.65	1.8	2.25	55	6	7	18	25	2	8		


#### Note

Revised February 26, 2020

<sup>1.</sup> Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ)</sub>, T<sub>A</sub> = 25 °C.



## **Logic Block Diagram**



## **CY62157EV18 MoBL**



## **Contents**


Pin Configuration	4
Maximum Ratings	5
Operating Range	
Electrical Characteristics	5
Capacitance	
Thermal Resistance	
AC Test Loads and Waveforms	6
Data Retention Characteristics	7
Data Retention Waveform	7
Switching Characteristics	8
Switching Waveforms	9
Truth Table	
Ordering Information	
Ordering Code Definitions	

Package Diagram	15
Acronyms	16
Document Conventions	16
Units of Measure	16
Document History Page	17
Sales, Solutions, and Legal Information	20
Worldwide Sales and Design Support	20
Products	20
PSoC® Solutions	20
Cypress Developer Community	20
Technical Support	20



## **Pin Configuration**

Figure 1. 48-ball VFBGA pinout (Top View) [2]



#### Note

2. NC pins are not connected on the die.



## **Maximum Ratings**

DC input voltage $^{\mbox{\scriptsize [3, 4]}}$ 0.2 V to 2.45	V (V <sub>CCmax</sub> + 0.2 V)
Output current into outputs (LOW)	20 mA
Static discharge voltage (in accordance with MIL-STD-883, Method 3015)	> 2001 V
Latch-up current	> 200 mA

## **Operating Range**

Device	Device Range Ambient Temperature		V <sub>CC</sub> <sup>[5]</sup>	
CY62157EV18LL	Industrial	–40 °C to +85 °C	1.65 V to 2.25 V	

#### **Electrical Characteristics**

Over the Operating Range

ъ .	5	T 10			55 ns		
Parameter	Description	lest C	Test Conditions		Typ <sup>[6]</sup>	Max	Unit
V <sub>OH</sub>	Output HIGH voltage	$I_{OH} = -0.1 \text{ mA}$	V <sub>CC</sub> = 1.65 V	1.4	_	-	V
V <sub>OL</sub>	Output LOW voltage	I <sub>OL</sub> = 0.1 mA	V <sub>CC</sub> = 1.65 V	_	_	0.2	V
V <sub>IH</sub>	Input HIGH voltage	V <sub>CC</sub> = 1.65 V to	2.25 V	1.4	_	V <sub>CC</sub> + 0.2 V	V
$V_{IL}$	Input LOW voltage	V <sub>CC</sub> = 1.65 V to	2.25 V	-0.2	-	0.4	V
I <sub>IX</sub>	Input leakage current	GND ≤ V <sub>I</sub> ≤ V <sub>CC</sub>	:	-1	-	+1	μΑ
loz	Output leakage current	$GND \leq V_O \leq V_{CO}$	c, output disabled	-1	-	+1	μΑ
I <sub>CC</sub> V <sub>CC</sub> operating supply current		$f = f_{max} = 1/t_{RC}$	$V_{CC} = V_{CC(max)}$	-	18	25	mA
		f = 1 MHz	I <sub>OUT</sub> = 0 mA CMOS levels	-	6	7	mA
I <sub>SB1</sub> <sup>[7]</sup>	Automatic CE power down current – CMOS inputs	$CE_2 \le 0.2 \text{ V},$ $V_{IN} \ge V_{CC} - 0.2$ $f = f_{max} \text{ (address)}$	$V_{\text{IN}} \ge V_{\text{CC}} - 0.2 \text{ V}, V_{\text{IN}} \le 0.2 \text{ V}),$ $f = f_{\text{max}}$ (address and data only), $f = 0$ ( $\overline{\text{OE}}$ , $\overline{\text{WE}}$ , $\overline{\text{BHE}}$ and $\overline{\text{BLE}}$ ), $V_{\text{CC}}$		2	8	μΑ
I <sub>SB2</sub> <sup>[7]</sup>	Automatic CE power down current – CMOS Inputs		-	2	8	μА	

#### Notes

- 3.  $V_{IL(min)} = -2.0 \text{ V}$  for pulse durations less than 20 ns.
- 4.  $V_{IH(max)} = V_{CC} + 0.5 V$  for pulse durations less than 20 ns.
- 5. Full Device AC operation assumes a 100  $\mu$ s ramp time from 0 to  $V_{CC}$  (min) and 200  $\mu$ s wait time after  $V_{CC}$  stabilization.
- 6. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ)</sub>, T<sub>A</sub> = 25 °C.
- 7. Chip enable  $(\overline{CE})$  and byte enables  $(\overline{BHE})$  and  $\overline{BLE}$  need to be tied to CMOS levels to meet the  $I_{SB1}/I_{SB2}/I_{CCDR}$  spec. Other inputs can be left floating.



## Capacitance


Parameter [8]	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input capacitance	$T_A = 25 \text{ °C, } f = 1 \text{ MHz, } V_{CC} = V_{CC(typ)}$	10	pF
C <sub>OUT</sub>	Output capacitance		10	pF

## **Thermal Resistance**

Parameter [8]	Description	Test Conditions	BGA	Unit
$\Theta_{JA}$	Thermal resistance (junction to ambient)	Still air, soldered on a 3 × 4.5 inch, four-layer printed circuit board	36.92	°C/W
⊕JC	Thermal resistance (junction to case)		13.55	°C/W

## **AC Test Loads and Waveforms**

Figure 2. AC Test Loads and Waveforms



Parameters	Value	Unit
R1	13500	Ω
R2	10800	Ω
R <sub>TH</sub>	6000	Ω
V <sub>TH</sub>	0.80	V

Note
8. Tested initially and after any design or process changes that may affect these parameters.




## **Data Retention Characteristics**

Over the Operating Range

Parameter	Description	Conditions	Min	Тур <sup>[9]</sup>	Max	Unit
$V_{DR}$	V <sub>CC</sub> for data retention		1.0	-	_	V
ICCDR <sup>[10]</sup>	Data retention current	$\begin{split} &\frac{1.2 \text{ V} \leq \text{V}_{\text{CC}} \leq \text{V}_{\text{CC (max)}},}{\text{CE}_1 \geq \text{V}_{\text{CC}} - 0.2 \text{ V},}\\ &\text{CE}_2 \leq 0.2 \text{ V},\\ &\text{V}_{\text{IN}} \geq \text{V}_{\text{CC}} - 0.2 \text{ V or V}_{\text{IN}} \leq 0.2 \text{ V} \end{split}$	_	5	9	μА
t <sub>CDR</sub> <sup>[11]</sup>	Chip deselect to data retention time		0	_	_	ns
t <sub>R</sub> [12]	Operation recovery time		55	-	-	ns

## **Data Retention Waveform**

Figure 3. Data Retention Waveform [13]



#### Notes

- 9. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ)</sub>, T<sub>A</sub> = 25 °C.
- 10. Chip enable  $(\overline{CE})$  and byte enables  $(\overline{BHE})$  and  $\overline{BLE}$  need to be tied to CMOS levels to meet the  $|_{SB1}/|_{SB2}/|_{CCDR}$  spec. Other inputs can be left floating.
- 11. Tested initially and after any design or process changes that may affect these parameters.
- 12. Full device operation requires linear  $V_{CC}$  ramp from  $V_{DR}$  to  $V_{CC(min)} \ge 100 \,\mu s$  or stable at  $V_{CC(min)} \ge 100 \,\mu s$ .
- 13. BHE.BLE is the AND of both BHE and BLE. Deselect the chip by either disabling chip enable signals or by disabling both BHE and BLE.



## **Switching Characteristics**

Over the Operating Range

Parameter [14, 15]	Description	55	ns	111:4
Parameter 1. 19	Description	Min	Max	Unit
Read Cycle		<u> </u>		•
t <sub>RC</sub>	Read cycle time	55	_	ns
t <sub>AA</sub>	Address to data valid	_	55	ns
t <sub>OHA</sub>	Data hold from address change	10	_	ns
t <sub>ACE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to data valid	_	55	ns
t <sub>DOE</sub>	OE LOW to data valid	_	25	ns
t <sub>LZOE</sub>	OE LOW to Low-Z [16]	5	_	ns
t <sub>HZOE</sub>	OE HIGH to High-Z <sup>[16, 17]</sup>	_	18	ns
t <sub>LZCE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to Low-Z <sup>[16]</sup>	10	_	ns
t <sub>HZCE</sub>	CE <sub>1</sub> HIGH and CE <sub>2</sub> LOW to High-Z <sup>[16, 17]</sup>	_	18	ns
t <sub>PU</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to power up	0	_	ns
t <sub>PD</sub>	CE <sub>1</sub> HIGH and CE <sub>2</sub> LOW to power down	_	55	ns
t <sub>DBE</sub>	BLE/BHE LOW to data valid	_	55	ns
t <sub>LZBE</sub> <sup>[18]</sup>	BLE/BHE LOW to Low-Z [16]	10	_	ns
t <sub>HZBE</sub>	BLE/BHE HIGH to High-Z [16, 17]	_	18	ns
Write Cycle [19, 20	)]			
t <sub>WC</sub>	Write cycle time	45	_	ns
t <sub>SCE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to write end	35	_	ns
t <sub>AW</sub>	Address setup to write end	35	_	ns
t <sub>HA</sub>	Address hold from write end	0	_	ns
t <sub>SA</sub>	Address setup to write start	0	_	ns
t <sub>PWE</sub>	WE pulse width	35	_	ns
t <sub>BW</sub>	BLE/BHE LOW to write end	35	_	ns
t <sub>SD</sub>	Data setup to write end	25	_	ns
t <sub>HD</sub>	Data hold from write end	0	_	ns
t <sub>HZWE</sub>	WE LOW to High-Z <sup>[16, 17]</sup>		18	ns
t <sub>LZWE</sub>	WE HIGH to Low-Z <sup>[16]</sup>	10	_	ns

#### Notes

- 14. Test conditions for all parameters other than tri-state parameters assume signal transition time of 1V/ns or less, timing reference levels of V<sub>CC(typ)</sub>/2, input pulse levels of 0 to V<sub>CC(typ)</sub>, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> as shown in the Figure 2 on page 6.
   15. In an earlier revision of this device, under a specific application condition, READ and WRITE operations were limited to switching of the byte enable and/or chip enable signals as described in the Application Notes AN13842 and AN66311. However, the issue has been fixed and in production now, and hence, these Application Notes are no longer applicable. They are available for download on our website as they contain information on the date code of the parts, beyond which the fix has been in production. been in production.
- 16. At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZBE</sub> is less than t<sub>LZOE</sub>, t<sub>HZOE</sub> is less than t<sub>LZOE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZWE</sub> for any given device.
- 17. t<sub>HZOE</sub>, t<sub>HZCE</sub>, t<sub>HZBE</sub>, and t<sub>HZWE</sub> transitions are measured when the output enters a high impedance state. 18. If both byte enables are toggled together, this value is 10 ns.
- 19. The internal write time of the memory is defined by the overlap of WE, CE = V<sub>IL</sub>, BHE and/or BLE = V<sub>IL</sub>, and CE<sub>2</sub> = V<sub>IH</sub>. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write.
- 20. The minimum write cycle time for Write Cycle No. 3 (WE Controlled, OE LOW) is the sum of t<sub>HZWE</sub> and t<sub>SD</sub>.



## **Switching Waveforms**

Figure 4. Read Cycle 1 (Address Transition Controlled) [21, 22]





Figure 5. Read Cycle 2 (OE Controlled) [22, 23]




#### Note

- 21. The device is continuously selected.  $\overline{OE}$ ,  $\overline{CE}_1 = V_{IL}$ ,  $\overline{BHE}$  and/or  $\overline{BLE} = V_{IL}$ , and  $\overline{CE}_2 = V_{IH}$ .
- 22. WE is HIGH for read cycle.
- 23. Address valid before or similar to  $\overline{\text{CE}}_1$ ,  $\overline{\text{BHE}}$ ,  $\overline{\text{BLE}}$  transition LOW and  $\text{CE}_2$  transition HIGH.



## Switching Waveforms (continued)

Figure 6. Write Cycle 1 (WE Controlled) [24, 25, 26]



<sup>24.</sup> The internal write time of the memory is defined by the overlap of WE, CE = V<sub>IL</sub>, BHE and/or BLE = V<sub>IL</sub>, and CE<sub>2</sub> = V<sub>IH</sub>. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write.

<sup>25.</sup> Data I/O is high impedance if  $\overline{OE} = V_{IH}$ .

<sup>26.</sup> If  $\overline{\text{CE}}_1$  goes HIGH and  $\text{CE}_2$  goes LOW simultaneously with  $\overline{\text{WE}}$  =  $\text{V}_{\text{IH}}$ , the output remains in a high impedance state.

<sup>27.</sup> During this period, the I/Os are in output state and input signals must not be applied.



## Switching Waveforms (continued)

ADDRESS

OE

DATA I/O

NOTE 31

Figure 7. Write Cycle 2 (CE<sub>1</sub> or CE<sub>2</sub> Controlled) [28, 29, 30]

t<sub>two</sub>

t<sub>tw</sub>

#### Notes

<sup>28.</sup> The internal write time of the memory is defined by the overlap of WE, CE = V<sub>IL</sub>, BHE and/or BLE = V<sub>IL</sub>, and CE<sub>2</sub> = V<sub>IH</sub>. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write.

<sup>29.</sup> Data I/O is high impedance if  $\overline{\text{OE}}$  = V<sub>IH</sub>.

<sup>30.</sup> If  $\overline{\text{CE}}_1$  goes HIGH and  $\text{CE}_2$  goes LOW simultaneously with  $\overline{\text{WE}}$  =  $\text{V}_{\text{IH}}$ , the output remains in a high impedance state.

<sup>31.</sup> During this period, the I/Os are in output state and input signals must not be applied.



## **Switching Waveforms** (continued)

Figure 8. Write Cycle 3 (WE Controlled, OE LOW) [32, 33]





Figure 9. Write Cycle 4 (BHE/BLE Controlled, OE LOW) [32]



- Notes \_\_\_\_ 32. If  $\overline{\text{CE}}_1$  goes HIGH and  $\overline{\text{CE}}_2$  goes LOW simultaneously with  $\overline{\text{WE}}$  =  $V_{\text{IH}}$ , the output remains in a high impedance state.
- 33. The minimum write cycle time for Write Cycle No. 3 (WE controlled, OE LOW) is the sum of t<sub>HZWE</sub> and t<sub>SD</sub>.
- 34. During this period, the I/Os are in output state and input signals must not be applied.



## **Truth Table**

CE <sub>1</sub>	CE <sub>2</sub>	WE	OE	BHE	BLE	Inputs/Outputs	Mode	Power
Н	X <sup>[35]</sup>	Х	Χ	X <sup>[35]</sup>	X <sup>[35]</sup>	High-Z	Deselect/Power down	Standby (I <sub>SB</sub> )
X <sup>[35]</sup>	L	Х	Х	X <sup>[35]</sup>	X <sup>[35]</sup>	High-Z	Deselect/Power down	Standby (I <sub>SB</sub> )
X <sup>[35]</sup>	X <sup>[35]</sup>	Х	Х	Н	Н	High-Z	Deselect/Power down	Standby (I <sub>SB</sub> )
L	Н	Н	L	L	L	Data out (I/O <sub>0</sub> -I/O <sub>15</sub> )	Read	Active (I <sub>CC</sub> )
L	Н	Н	L	Н	L	Data out (I/O <sub>0</sub> -I/O <sub>7</sub> ); High-Z (I/O <sub>8</sub> -I/O <sub>15</sub> )	Read	Active (I <sub>CC</sub> )
L	Н	Н	L	L	Н	High-Z (I/O <sub>0</sub> –I/O <sub>7</sub> ); Data out (I/O <sub>8</sub> –I/O <sub>15</sub> )	Read	Active (I <sub>CC</sub> )
L	Н	Н	Н	L	Н	High-Z	Output disabled	Active (I <sub>CC</sub> )
L	Н	Н	Н	Н	L	High-Z	Output disabled	Active (I <sub>CC</sub> )
L	Н	Н	Н	L	L	High-Z	Output disabled	Active (I <sub>CC</sub> )
L	Н	L	Х	L	L	Data in (I/O <sub>0</sub> -I/O <sub>15</sub> )	Write	Active (I <sub>CC</sub> )
L	Н	L	Х	Н	L	Data in (I/O <sub>0</sub> -I/O <sub>7</sub> ); High-Z (I/O <sub>8</sub> -I/O <sub>15</sub> )	Write	Active (I <sub>CC</sub> )
L	Н	L	Х	L	Н	High-Z (I/O <sub>0</sub> -I/O <sub>7</sub> ); Data in (I/O <sub>8</sub> -I/O <sub>15</sub> )	Write	Active (I <sub>CC</sub> )

Document Number: 38-05490 Rev. \*M

Note
35. The 'X' (Don't care) state for the Chip enables and Byte enables in the truth table refer to the logic state (either HIGH or LOW). Intermediate voltage levels on these pins is not permitted.




## **Ordering Information**

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
55	CY62157EV18LL-55BVXI	51-85150	48-ball VFBGA (Pb-free)	Industrial

Contact your local Cypress sales representative for availability of these parts.

## **Ordering Code Definitions**




Document Number: 38-05490 Rev. \*M



## **Package Diagram**

Figure 10. 48-ball VFBGA (6 × 8 × 1 mm) BV48/BZ48 Package Outline, 51-85150



	DIMENSIONS							
SYMBOL								
01111000	MIN.	NOM.	MAX.					
A	-	-	1.00					
A1	0.16	-	-					
A2	-	-	0.81					
D		8.00 BSC						
Е		6.00 BSC						
D1		5.25 BSC						
E1		3.75 BSC						
MD		8						
ME		6						
n		48						
Øb	0.25 0.30 0.35							
eE	0.75 BSC							
eD	0.75 BSC							
SD	0.375 BSC							
SE		0.375 BSC						

#### NOTES:

- 1. DIMENSIONING AND TOLERANCING METHODS PER ASME Y14.5M-2009.
- 2. ALL DIMENSIONS ARE IN MILLIMETERS.
- 3. BALL POSITION DESIGNATION PER JEP95, SECTION 3, SPP-020.
- 4. @REPRESENTS THE SOLDER BALL GRID PITCH.
- 5. SYMBOL "MO" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION.

  SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION.

  IN IS THE NUMBER OF POPULATED SOLDER BALL POSITIONS FOR MATRIX SIZE.

  MD X MF.

DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM C.

7. "50" AND "56" ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW.

WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW
"SO" OR "SE" = 0.

WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW, "SD" = eD/2 AND "SE" = eE/2.

\*\* INDICATES THE THEORETICAL CENTER OF DEPOPULATED BALLS.
 A1 CORNIER TO BE IDENTIFIED BY CHAMPER, LASER OR INK MARK METALIZED MARK, INDENTATION OR OTHER MEANS.

51-85150 \*I



## **Acronyms**

Acronym	Description
BHE	Byte High Enable
BLE	Byte Low Enable
CE	Chip Enable
CMOS	Complementary Metal Oxide Semiconductor
1/0	Input/Output
OE	Output Enable
SRAM	Static Random Access Memory
VFBGA	Very Fine-Pitch Ball Grid Array
WE	Write Enable

## **Document Conventions**

## **Units of Measure**

Symbol	Unit of Measure
°C	degrees Celsius
μΑ	microampere
mA	milliampere
MHz	megahertz
ns	nanosecond
Ω	ohm
pF	picofarad
V	volt
W	watt



# **Document History Page**

Rev.	ECN No.	Submission Date	Description of Change
**	202862	01/27/2004	New data sheet.
		Date	New data sheet.  Changed status from Advance Information to Preliminary. Updated Features: Updated description. Updated Operating Range: Updated Note 5 (Replaced "100 μs wait time" with "200 μs wait time"). Updated Data Retention Characteristics: Changed maximum value of I <sub>CCDR</sub> parameter from 4 μA to 4.5 μA. Updated Switching Characteristics: Changed minimum value of t <sub>OHA</sub> parameter from 6 ns to 10 ns corresponding to both 35 and 45 ns speed bins. Changed maximum value of t <sub>HZOE</sub> parameter from 15 ns to 18 ns corresponding to 35 r speed bin. Changed maximum value of t <sub>HZOE</sub> parameter from 12 ns to 15 ns corresponding to 45 speed bin. Changed maximum value of t <sub>HZCE</sub> parameter from 12 ns to 18 ns corresponding to 35 speed bin. Changed maximum value of t <sub>HZCE</sub> parameter from 15 ns to 22 ns corresponding to 35 speed bin. Changed maximum value of t <sub>HZCE</sub> parameter from 15 ns to 18 ns corresponding to 35 speed bin. Changed maximum value of t <sub>HZBE</sub> parameter from 15 ns to 18 ns corresponding to 35 speed bin. Changed maximum value of t <sub>HZBE</sub> parameter from 15 ns to 18 ns corresponding to 35 speed bin. Changed minimum value of t <sub>HZBE</sub> parameter from 15 ns to 18 ns corresponding to 35 ns speed bin. Changed minimum value of t <sub>SCE</sub> parameter from 25 ns to 30 ns corresponding to 35 ns speed bin. Changed minimum value of t <sub>SCE</sub> parameter from 40 ns to 35 ns corresponding to 45 ns speed bin. Changed minimum value of t <sub>SCE</sub> parameter from 25 ns to 30 ns corresponding to 45 ns speed bin. Changed minimum value of t <sub>SCE</sub> parameter from 25 ns to 30 ns corresponding to 45 ns speed bin. Changed minimum value of t <sub>SCE</sub> parameter from 25 ns to 30 ns corresponding to 45 ns speed bin. Changed minimum value of t <sub>SCE</sub> parameter from 25 ns to 30 ns corresponding to 35 ns speed bin.
			Changed minimum value of t <sub>AW</sub> parameter from 25 ns to 30 ns corresponding to 35 ns spebin.  Changed minimum value of t <sub>AW</sub> parameter from 40 ns to 35 ns corresponding to 45 ns spebin.
			Changed minimum value of t <sub>BW</sub> parameter from 25 ns to 30 ns corresponding to 35 ns speed bin. Changed minimum value of t <sub>BW</sub> parameter from 40 ns to 35 ns corresponding to 45 ns
			speed bin. Changed minimum value of t <sub>SD</sub> parameter from 15 ns to 18 ns corresponding to 35 ns spe
			bin. Changed minimum value of t <sub>SD</sub> parameter from 20 ns to 22 ns corresponding to 45 ns spebin.
			Changed maximum value of t <sub>HZWE</sub> parameter from 12 ns to 15 ns corresponding to 35 speed bin.
			Changed maximum value of t <sub>HZWE</sub> parameter from 15 ns to 18 ns corresponding to 45 speed bin. Updated Ordering Information: Updated part numbers.



# **Document History Page** (continued)

	t Title: CY62 t Number: 38		∟, 8-Mbit (512K × 16) Static RAM
Rev.	ECN No.	Submission Date	Description of Change
*B	444306	04/13/2006	Changed status from Preliminary to Final. Removed 35 ns Speed Bin related information in all instances across the document. Removed "L" from the part numbers across the document. Updated Pin Configuration: Updated Pin Configuration: Updated Figure 1 (Changed ball E3 from DNU to NC). Removed Note "DNU pins have to be left floating or tied to Vss to ensure proper application and its reference. Updated Maximum Ratings: Updated Maximum Ratings: Updated Applied to Outputs in High Z State", "DC Input Voltage" (Replaced "2.4 V" with "2.45 V"). Updated Electrical Characteristics: Changed typical value of I <sub>CC</sub> parameter from 16 mA to 18 mA corresponding to Test Condition "f = f <sub>MAX</sub> = 1/t <sub>RC</sub> ". Changed maximum value of I <sub>CC</sub> parameter from 2.8 mA to 25 mA corresponding to Test Condition "f = f <sub>MAX</sub> = 1/t <sub>RC</sub> ". Changed maximum value of I <sub>CC</sub> parameter from 2.3 mA to 3 mA corresponding to Test Condition "f = 1 MHz". Changed maximum value of I <sub>SB1</sub> parameter from 0.9 μA to 2 μA. Changed typical value of I <sub>SB1</sub> parameter from 0.9 μA to 2 μA. Changed maximum value of I <sub>SB2</sub> parameter from 4.5 μA to 8 μA. Updated Thermal Resistance: Updated Thermal Resistance: Updated Thermal Resistance: Updated AC Test Loads and Waveforms: Updated Data Retention Characteristics: Added 1 μA as typical value of t <sub>RCD</sub> parameter from 4.5 μA to 3 μA. Changed minimum value of t <sub>RCD</sub> parameter from 4.5 μA to 3 μA. Changed minimum value of t <sub>RCD</sub> parameter from 4.5 μA to 3 μA. Changed minimum value of t <sub>RCD</sub> parameter from 4.5 μA to 3 μA. Changed minimum value of t <sub>RCD</sub> parameter from 4.5 μA to 3 μA. Changed minimum value of t <sub>RCD</sub> parameter from 4.5 μA to 3 μA. Changed minimum value of t <sub>RCD</sub> parameter from 4.5 μA to 3 μA. Changed minimum value of t <sub>RCD</sub> parameter from 4.5 μA to 3 μA. Changed minimum value of t <sub>RCD</sub> parameter from 5 ns to 10 ns. Changed minimum value of t <sub>RCD</sub> parameter from 6 ns to 10 ns. Changed minimum value of t <sub>RCD</sub> parameter from 6 ns to 10 ns. Changed minimum value of t <sub>RCD</sub> parameter from 6 ns to 10 ns. Changed minimum
*C	571786	12/01/2006	Removed 45 ns Speed Bin related information in all instances across the document. Added 55 ns Speed Bin related information in all instances across the document. Updated Ordering Information: Updated part numbers.
*D	908120	04/04/2007	Updated Electrical Characteristics: Added Note 7 and referred the same note in I <sub>SB2</sub> parameter. Updated Switching Characteristics: Added Note 15 and referred the same note in "Parameter" column.



# **Document History Page** (continued)

Document Title: CY62157EV18 MoBL, 8-Mbit (512K × 16) Static RAM Document Number: 38-05490						
Rev.	ECN No.	Submission Date	Description of Change			
*E	2934396	06/03/2010	Updated Switching Characteristics: Added Note 35 and referred the same note in "X" under $\overline{\text{CE}}_1$ and $\text{CE}_2$ columns. Updated Package Diagram: spec 51-85150 – Changed revision from *D to *E. Updated to new template.			
*F	3110053	12/14/2010	Changed Table Footnotes to Notes. Updated Ordering Information: No change in part numbers. Added Ordering Code Definitions. Updated Package Diagram: spec 51-85150 — Changed revision from *E to *F.			
*G	3243545	04/28/2011	Added Acronyms and Units of Measure. Updated to new template. Completing Sunset Review.			
*H	3295175	06/29/2011	Updated Electrical Characteristics: Updated Note 7. Referred Note 7 in I <sub>SB1</sub> parameter. Updated Data Retention Characteristics: Added Note 10 and referred the same note in I <sub>CCDR</sub> parameter. Updated Truth Table: Updated Note 35.			
*	4102022	08/22/2013	Updated Switching Characteristics: Updated Note 15. Updated Package Diagram: spec 51-85150 – Changed revision from *F to *H. Updated to new template.			
*J	4384935	05/20/2014	Updated Switching Characteristics: Added Note 20 and referred the same note in "Write Cycle". Updated Switching Waveforms: Added Note 33 and referred the same note in Figure 8. Completing Sunset Review.			
*K	4576526	11/21/2014	Updated Functional Description: Added "For a complete list of related documentation, click here." at the end.			
*L	5759379	06/01/2017	Updated Thermal Resistance values. Updated to new template. Completing Sunset Review.			
*M		02/26/2020	Updated Features: Updated description. Updated Product Portfolio: Updated all values of "Operating $I_{CC}$ " corresponding to "f = 1 MHz". Updated Electrical Characteristics: Updated all values of $I_{CC}$ parameter corresponding to "55 ns" and "f = 1 MHz". Updated Thermal Resistance: Updated values of $\Theta_{JA}$ , $\Theta_{JC}$ parameters corresponding to BGA package. Updated Data Retention Characteristics: Updated details in "Conditions" column and updated all values of $I_{CCDR}$ parameter. Updated Package Diagram: spec 51-85150 — Changed revision from *H to *I. Updated to new template.			



## Sales, Solutions, and Legal Information

#### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### **Products**

Arm® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Internet of Things cypress.com/iot Memory cypress.com/memory cypress.com/mcu

Microcontrollers

Wireless Connectivity

**PSoC** cypress.com/psoc Power Management ICs cypress.com/pmic Touch Sensing cypress.com/touch **USB Controllers** cypress.com/usb

cypress.com/wireless

#### PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

#### **Cypress Developer Community**

Community | Code Examples | Projects | Video | Blogs | Training | Components

#### **Technical Support**

cypress.com/support

© Cypress Semiconductor Corporation, 2004–2020. This document is the property of Cypress Semiconductor Corporation and its subsidiaries ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property name. If the Contware is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either field indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited. rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress shall have no liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. CYPRESS DOES NOT REPRESENT, WARRANT, OR GUARANTEE THAT CYPRESS PRODUCTS, OR SYSTEMS CREATED USING CYPRESS PRODUCTS, WILL BE FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION (collectively, "Security Breach."). Cypress disclaims any liability relating to any Security Breach, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from any Security Breach. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. "High-Risk Device" means any device or system whose failure could cause personal injury, death, or property damage. Examples of High-Risk Devices are weapons, nuclear installations, surgical implants, and other medical devices. "Critical Component" means any component of a High-Risk Device whose failure to perform can be reasonably expected to cause, directly or infectly, the failure of the High-Risk Device, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from any use of a Cypress product as a Critical Component in a High-Risk Device. You shall indemnify and hold Cypress, its directors, officers, employees, agents, affiliates, distributors, and assigns harmless from and against all claims, costs, damages, and expenses, arising out of any claim, including claims for product liability, personal injury or death, or property damage arising from any use of a Cypress product as a Critical Component in a High-Risk Device. Cypress products are not intended or authorized for use as a Critical Component in any High-Risk Device except to the limited extent that (i) Cypress's published data sheet for the product explicitly states Cypress has qualified the product for use in a specific High-Risk Device, or (ii) Cypress has given you advance written authorization to use the product as a Critical Component in the specific High-Risk Device and you have signed a separate indemnification agreement.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress com. Other names and brands may be claimed as property of their respective owners

Document Number: 38-05490 Rev. \*M Revised February 26, 2020 Page 20 of 20



# 8-Mbit (1024K × 8) Static RAM

#### **Features**

- Very high speed: 45 ns

  □ Wide voltage range: 2.20 V–3.60 V
- Pin compatible with CY62158DV30
- Ultra low standby power

  □ Typical standby current: 2 µA

  □ Maximum standby current: 8 µA
- Ultra low active power

  □ Typical active current: 6 mA at f = 1 MHz
- Easy memory expansion with  $\overline{CE}_1$ ,  $CE_2$ , and  $\overline{OE}$  features
- Automatic power down when deselected
- CMOS for optimum speed/power
- Offered in Pb-free 48-ball VFBGA and 44-pin TSOP II packages

### **Functional Description**


The CY62158EV30 is a high performance CMOS static RAM organized as 1024K words by 8 bits. This device features advanced circuit design to provide ultra low active current. This is ideal for providing More Battery Life  $^{\text{TM}}$  (MoBL $^{\text{\tiny B}}$ ) in portable applications such as cellular telephones. The device also has an automatic power down feature that significantly reduces power consumption. Placing the device into standby mode reduces power consumption significantly when deselected ( $\overline{\text{CE}}_1$  HIGH or CE2 LOW). The eight input and output pins (I/O0 through I/O7) are placed in a high impedance state when the device is deselected ( $\overline{\text{CE}}_1$  HIGH or CE2 LOW), the outputs are disabled ( $\overline{\text{OE}}$  HIGH), or a write operation is in progress ( $\overline{\text{CE}}_1$  LOW and CE2 HIGH and  $\overline{\text{WE}}$  LOW).

To write to the device, take Chip Enables ( $\overline{\text{CE}}_1$  LOW and CE<sub>2</sub> HIGH) and Write Enable ( $\overline{\text{WE}}$ ) input LOW. Data on the eight I/O pins (I/O<sub>0</sub> through I/O<sub>7</sub>) is then written into the location specified on the address pins (A<sub>0</sub> through A<sub>19</sub>).

To read from the device, take Chip Enables ( $\overline{\text{CE}}_1$  LOW and CE<sub>2</sub> HIGH) and  $\overline{\text{OE}}$  LOW while forcing the  $\overline{\text{WE}}$  HIGH. Under these conditions, the contents of the memory location specified by the address pins appear on the I/O pins. See Truth Table on page 11 for a complete description of read and write modes.

For a complete list of related documentation, click here.

## **Logic Block Diagram**



# CY62158EV30 MoBL



## **Contents**

Pin Configurations	3
Product Portfolio	3
Maximum Ratings	4
Operating Range	4
Electrical Characteristics	
Capacitance	
Thermal Resistance	
AC Test Loads and Waveforms	5
Data Retention Characteristics	6
Data Retention Waveform	6
Switching Characteristics	7
Switching Waveforms	
Truth Table	

Ordering Information	12
Ordering Code Definitions	
Package Diagrams	
Acronyms	15
Document Conventions	15
Units of Measure	15
Document History Page	16
Sales, Solutions, and Legal Information	19
Worldwide Sales and Design Support	19
Products	19
PSoC® Solutions	19
Cypress Developer Community	19
Technical Support	



## **Pin Configurations**

Figure 1. 48-ball VFBGA pinout (Top View) [1]





Figure 2. 44-pin TSOP II pinout (Top View) [1]



#### **Product Portfolio**

					Power Dissipation					
Product	Product V <sub>CC</sub> Range (V)		Speed	Operating I <sub>CC</sub> (mA)			Standby, I <sub>SB2</sub> (µA)			
Troduct			(ns)		f = 1 MHz		f = 1	f = f <sub>max</sub>		otaliday, ISB2 (µA)
	Min	Typ <sup>[2]</sup>	Max		Typ <sup>[2]</sup>	Max	Typ <sup>[2]</sup>	Max	Typ <sup>[2]</sup>	Max
CY62158EV30LL	2.2	3.0	3.6	45	6	7	18	25	2	8

#### Notes

<sup>1.</sup> NC pins are not connected on the die.

<sup>2.</sup> Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at  $V_{CC} = V_{CC(typ)}$ ,  $T_A = 25$  °C.



## **Maximum Ratings**

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested. Storage Temperature ......-65 °C to +150 °C Ambient Temperature to Ground Potential <sup>[3, 4]</sup> ......-0.3 V to V<sub>CC(max)</sub> + 0.3 V DC Voltage Applied to Outputs in High Z State  $^{[3,\ 4]}$  .....-0.3 V to  $V_{CC(max)}$  + 0.3 V

DC Input Voltage [3, 4]	-0.3 V to V <sub>CC(max)</sub> + 0.3 V
Output Current into Outputs (LOW	)20 mA
Static Discharge Voltage (MIL-STD-883, Method 3015)	> 2001 V
Latch up Current	> 200 mA

## **Operating Range**

Product	Range	Ambient Temperature (T <sub>A</sub> )	V <sub>CC</sub> <sup>[5]</sup>	
CY62158EV30LL	Industrial	–40 °C to +85 °C	2.2 V-3.6 V	

#### **Electrical Characteristics**

Over the Operating Range

D	Danawin tian	To at Co	To at Consulting			45 ns			
Parameter	Description	Test Conditions		Min	Typ <sup>[6]</sup>	Max	Unit		
V <sub>OH</sub>	Output HIGH voltage	$I_{OH} = -0.1 \text{ mA}$		2.0	_	_	V		
		$I_{OH} = -1.0 \text{ mA}, V_{CC}$	; <u>≥</u> 2.70 V	2.4	_	_	V		
V <sub>OL</sub>	Output LOW voltage	l <sub>OL</sub> = 0.1 mA		-	_	0.4	V		
		I <sub>OL</sub> = 2.1 mA, V <sub>CC</sub> ≥	≥2.70 V	_	_	0.4	V		
V <sub>IH</sub>	Input HIGH voltage	$V_{CC} = 2.2 \text{ V to } 2.7 \text{ V}$	/	1.8	_	V <sub>CC</sub> + 0.3 V	V		
		V <sub>CC</sub> = 2.7 V to 3.6 V		2.2	_	V <sub>CC</sub> + 0.3 V	V		
V <sub>IIL</sub>	Input LOW voltage	V <sub>CC</sub> = 2.2 V to 2.7 V		-0.3	_	0.6	V		
		V <sub>CC</sub> = 2.7 V to 3.6 V		-0.3	_	0.8	V		
I <sub>I</sub> χ	Input leakage current	$GND \leq V_I \leq V_{CC}$		-1	_	+1	μΑ		
l <sub>oz</sub>	Output leakage current	GND $\leq$ $V_O \leq$ $V_{CC}$ , C	Output Disabled	-1	_	+1	μΑ		
Icc	V <sub>CC</sub> operating supply current	$f = f_{max} = 1/t_{RC}$	V <sub>CC</sub> = V <sub>CCmax</sub>	_	18	25	mΑ		
		f = 1 MHz	I <sub>OUT</sub> = 0 mA CMOS levels	_	6	7	mΑ		
I <sub>SB1</sub>	Automatic CE power down current — CMOS Inputs	$\overline{\text{CE}}_1 \ge \text{V}_{\text{CC}} - 0.2 \text{ V, } \text{CE}_2 \le 0.2 \text{ V,} \\ \text{V}_{\text{IN}} \ge \text{V}_{\text{CC}} - 0.2 \text{ V, } \text{V}_{\text{IN}} \le 0.2 \text{ V,} \\ \text{f} = \text{f}_{\text{max}} \text{ (Address and Data Only),} \\ \text{f} = 0 \text{ (OE and WE), } \text{V}_{\text{CC}} = 3.60 \text{ V}$		_	2	8	μА		
I <sub>SB2</sub> <sup>[7]</sup>	Automatic CE Power down Current — CMOS inputs	$\overline{CE}_1 \ge V_{CC} - 0.2 \text{ V}$ $V_{IN} \ge V_{CC} - 0.2 \text{ V}$ $f = 0$ , $V_{CC} = 3.60 \text{ V}$	or CE <sub>2</sub> ≤ 0.2 V, or V <sub>IN</sub> ≤ 0.2 V,	-	2	8	μА		

- Notes
  3. V<sub>IL(min)</sub> = -2.0 V for pulse durations less than 20 ns.
  4. V<sub>IH(max)</sub> = V<sub>CC</sub> + 0.75 V for pulse duration less than 20 ns.
  5. Full device AC operation assumes a 100 μs ramp time from 0 to V<sub>CC</sub>(min) and 200 μs wait time after V<sub>CC</sub> stabilization.
  6. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ)</sub>, T<sub>A</sub> = 25 °C.
  7. Chip enables (CE<sub>1</sub> and CE<sub>2</sub>) must be at CMOS level to meet the I<sub>SB2</sub>/I<sub>CCDR</sub> spec. Other inputs can be left floating.



# Capacitance


Parameter [8]	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input capacitance	$T_A = 25  ^{\circ}\text{C}, f = 1  \text{MHz}, V_{CC} = V_{CC(typ)}$	10	pF
C <sub>OUT</sub>	Output capacitance		10	pF


## **Thermal Resistance**

Parameter [8]	Description	Test Conditions	48-ball BGA	44-pin TSOP II	Unit
$\Theta_{\sf JA}$		Still Air, soldered on a 3 × 4.5 inch, two-layer printed circuit board	36.92	65.91	°C/W
<sub>©</sub> JC	Thermal resistance (junction to case)		13.55	13.96	°C/W

## **AC Test Loads and Waveforms**

Figure 3. AC Test Loads and Waveforms





Equivalent to: THÉVENIN EQUIVALENT

OUTPUT

OUTPUTO

V<sub>TH</sub>

Parameters	2.5 V	3.0 V	Unit
R1	16667	1103	Ω
R2	15385	1554	Ω
R <sub>TH</sub>	8000	645	Ω
V <sub>TH</sub>	1.20	1.75	V

#### Note

<sup>8.</sup> Tested initially and after any design or process changes that may affect these parameters.




## **Data Retention Characteristics**

Over the Operating Range

Parameter	Description	Conditions	Min	Тур <sup>[9]</sup>	Max	Unit
$V_{DR}$	V <sub>CC</sub> for data retention		1.5	-	-	٧
I <sub>CCDR</sub> <sup>[10]</sup>	Data retention current	$V_{CC} = 1.5 \text{ V}, \overline{CE}_1 \ge V_{CC} - 0.2 \text{ V}$ or $CE_2 \le 0.2 \text{ V}, V_{IN} \ge V_{CC} - 0.2 \text{ V}$ or $V_{IN} \le 0.2 \text{ V}$	_	3.2	8	μА
t <sub>CDR</sub> <sup>[11]</sup>	Chip deselect to data retention time		0	-	-	ns
t <sub>R</sub> <sup>[12]</sup>	Operation recovery time		45	_	-	ns

## **Data Retention Waveform**

Figure 4. Data Retention Waveform



<sup>9.</sup> Typical values <u>are</u> included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ)</sub>, T<sub>A</sub> = 25 °C.

10. Chip enables (CE<sub>1</sub> and CE<sub>2</sub>) must be at CMOS level to meet the l<sub>SB2</sub>/l<sub>CCDR</sub> spec. Other inputs can be left floating.

11. Tested initially and after any design or process changes that may affect these parameters.

12. Full Device AC operation requires linear V<sub>CC</sub> ramp from V<sub>DR</sub> to V<sub>CC(min)</sub> ≥ 100 µs or stable at V<sub>CC(min)</sub> ≥ 100 µs.



## **Switching Characteristics**

Over the Operating Range

Parameter <sup>[13, 14]</sup>	Description	45	ns	115.4
Parameter 1.5, 1.1	Description		Max	Unit
Read Cycle		<u>.</u>		•
t <sub>RC</sub>	Read cycle time	45	_	ns
t <sub>AA</sub>	Address to data valid	_	45	ns
t <sub>OHA</sub>	Data Hold from address change	10	_	ns
t <sub>ACE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to data valid	-	45	ns
t <sub>DOE</sub>	OE LOW to data valid	_	22	ns
t <sub>LZOE</sub>	OE LOW to Low Z <sup>[15]</sup>	5	_	ns
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[15, 16]</sup>	_	18	ns
t <sub>LZCE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to Low Z <sup>[15]</sup>	10	_	ns
t <sub>HZCE</sub>	CE <sub>1</sub> HIGH or CE <sub>2</sub> LOW to High Z <sup>[15, 16]</sup>	_	18	ns
t <sub>PU</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to Power Up	0	_	ns
t <sub>PD</sub>	CE <sub>1</sub> HIGH or CE <sub>2</sub> LOW to Power Down	_	45	ns
Write Cycle [17, 18				
t <sub>wc</sub>	Write cycle time	45	_	ns
t <sub>SCE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to Write End	35	_	ns
t <sub>AW</sub>	Address setup to Write End	35	_	ns
t <sub>HA</sub>	Address Hold from Write End	0	_	ns
t <sub>SA</sub>	Address setup to Write Start	0	_	ns
t <sub>PWE</sub>	WE pulse width		_	ns
t <sub>SD</sub>	Data setup to Write End	25	_	ns
t <sub>HD</sub>	Data Hold from Write End	0	_	ns
t <sub>HZWE</sub>	WE LOW to High Z <sup>[15, 16]</sup>			
t <sub>LZWE</sub>	WE HIGH to Low Z <sup>[15]</sup>	10	_	ns

<sup>Notes
13. In an earlier revision of this device, under a specific application condition, READ and WRITE operations were limited to switching of the chip enable signal as described in the Application Note AN66311. However, the issue has been fixed and in production now, and hence, this Application Note is no longer applicable. It is available for download on our website as it contains information on the date code of the parts, beyond which the fix has been in production.
14. Test conditions for all parameters other than tri-state parameters assume signal transition time of 3 ns or less (1V/ns), timing reference levels of V<sub>CC(typ)</sub>/2, input pulse levels of 0 to V<sub>CC(typ)</sub>, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> as shown in Figure 3 on page 5.
15. At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZCE</sub> is less than t<sub>LZWE</sub> for any given device.
16. t<sub>HZOE</sub>, t<sub>HZCE</sub>, and t<sub>HZWE</sub> transitions are measured when the outputs enter a high impedance state.
17. The internal write time of the memory is defined by the overlap of WE, CE<sub>1</sub> = V<sub>|L</sub>, and CE<sub>2</sub> = V<sub>|H</sub>. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing should be referenced to the edge of the signal that terminates the write.
18. The minimum write cycle pulse width for Write Cycle No. 3 (WE Controlled, OE LOW) should be equal to the sum of tSD and tHZWE.</sup> 



## **Switching Waveforms**

Figure 5. Read Cycle No. 1 (Address Transition Controlled) [19, 20]





Figure 6. Read Cycle No. 2 (OE Controlled) [20, 21]



<sup>19. &</sup>lt;u>Device</u> is continuously selected. <u>OE</u>, <u>CE</u><sub>1</sub> = V<sub>IL</sub>, CE<sub>2</sub> = V<sub>IH</sub>. 20. <u>WE</u> is HIGH for read cycle.

<sup>21.</sup> Address valid before or similar to  $\overline{\text{CE}}_1$  transition LOW and  $\text{CE}_2$  transition HIGH.



## Switching Waveforms (continued)

Figure 7. Write Cycle No. 1 ( $\overline{\text{WE}}$  Controlled) [22, 23, 24]





Figure 8. Write Cycle No. 2 (CE<sub>1</sub> or CE<sub>2</sub> Controlled) [22, 23, 24]




<sup>22.</sup> The internal write time of the memory is defined by the overlap of WE,  $\overline{CE}_1 = V_{|L}$ , and  $CE_2 = V_{|H}$ . All signals must be ACTIVE to initiate a write and any of these signals can terminate a write <u>by</u> going INACTIVE. The data input setup and hold timing should be referenced to the edge of the signal that terminates the write. 23. <u>Data</u> I/O is high impedance if  $\overline{OE} = V_{|H}$ . 24. If  $\overline{CE}_1$  goes HIGH or  $\overline{CE}_2$  goes LOW simultaneously with  $\overline{WE}$  HIGH, the output remains in high impedance state. 25. During this period, the I/Os are in output state. Do not apply input signals.



## **Switching Waveforms** (continued)

Figure 9. Write Cycle No. 3 (WE Controlled, OE LOW) [26, 28]





## **Truth Table**

CE <sub>1</sub>	CE <sub>2</sub>	WE	OE	Inputs/Outputs	Mode	Power
Н	X <sup>[29]</sup>	Х	Х	High Z	Deselect/Power down	Standby (I <sub>SB</sub> )
X <sup>[29]</sup>	L	Х	Х	High Z	Deselect/Power down	Standby (I <sub>SB</sub> )
L	Н	Н	L	Data Out	Read	Active (I <sub>CC</sub> )
L	Н	L	Х	Data In	Write	Active (I <sub>CC</sub> )
L	Н	Н	Н	High Z	Selected, Outputs Disabled	Active (I <sub>CC</sub> )

Note
29. The 'X' (Don't care) state for the Chip enables in the truth table refer to the logic state (either HIGH or LOW). Intermediate voltage levels on these pins is not permitted.




## **Ordering Information**

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
45	CY62158EV30LL-45BVXI	51-85150	48-ball VFBGA (Pb-free)	Industrial
	CY62158EV30LL-45ZSXI	51-85087	44-pin TSOP Type II (Pb-free)	

Contact your local Cypress sales representative for availability of these parts.

#### **Ordering Code Definitions**




Document Number: 38-05578 Rev. \*M



# **Package Diagrams**

Figure 10. 48-ball VFBGA (6 × 8 × 1 mm) BV48/BZ48 Package Outline, 51-85150



01/1/100		DIMENSIONS		
SYMBOL	MIN.	NOM.	MAX.	
A	-	-	1.00	
A1	0.16	-	-	
A2	-	-	0.81	
D		8.00 BSC		
E	6.00 BSC			
D1	5.25 BSC			
E1	3.75 BSC			
MD	8			
ME	6			
n		48		
Øb	0.25	0.30	0.35	
eE	0.75 BSC			
eD	0,75 BSC			
SD	0.375 BSC			
SE		0.375 BSC		

#### NOTES:

- 1. DIMENSIONING AND TOLERANCING METHODS PER ASME Y14.5M-2009.
- 2. ALL DIMENSIONS ARE IN MILLIMETERS.
- 3. BALL POSITION DESIGNATION PER JEP95, SECTION 3, SPP-020.
- 4. @REPRESENTS THE SOLDER BALL GRID PITCH.
- 5. SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION. SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION.  ${\bf n}$  IS THE NUMBER OF POPULATED SOLDER BALL POSITIONS FOR MATRIX SIZE MD X ME.

A DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM C.

7. "SD" AND "SE" ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE

THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW. WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW "SD" OR "SE" = 0.

WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW, "SD" = eD/2 AND "SE" = eE/2.

"+" INDICATES THE THEORETICAL CENTER OF DEPOPULATED BALLS.


A1 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK METALIZED MARK, INDENTATION OR OTHER MEANS.

51-85150 \*I



## Package Diagrams (continued)

Figure 11. 44-pin TSOP Z44-II Package Outline, 51-85087





# **Acronyms**

Acronym	Description
CE	Chip Enable
CMOS	Complementary Metal Oxide Semiconductor
1/0	Input/Output
OE	Output Enable
RAM	Random Access Memory
SRAM	Static Random Access Memory
TTL	Transistor-Transistor Logic
TSOP	Thin Small Outline Package
VFBGA	Very Fine-Pitch Ball Grid Array
WE	Write Enable

## **Document Conventions**

## **Units of Measure**

Symbol	Unit of Measure		
°C	degree Celsius		
MHz	megahertz		
μA	microampere		
μs	microsecond		
mA	milliampere		
mm	millimeter		
ns	nanosecond		
Ω	ohm		
%	percent		
pF	picofarad		
V	volt		
W	watt		



# **Document History Page**

Rev. ECN No	Submission Date	Description of Change
** 270329	09/28/2004	New data sheet.
*A 291271	11/19/2004	Changed status from Advance Information to Preliminary. Updated Data Retention Characteristics: Changed maximum value of I <sub>CCDR</sub> parameter from 4 µA to 4.5 µA.
*B 444306	04/13/2006	Converted from Preliminary to Final. Removed 35 ns Speed Bin related information in all instances across the document. Removed 44-pin TSOP II Package related information in all instances across the document Included 48-pin TSOP II Package related information in all instances across the document Included 48-pin TSOP II Package related information in all instances across the document Removed "L" from the part numbers across the document. Updated Product Portfolio: Changed maximum value of "Operating I <sub>CC</sub> " from 2.3 mA to 3 mA corresponding to "f = f Imal". Changed typical value of "Operating I <sub>CC</sub> " from 16 mA to 18 mA corresponding to "f = f <sub>max</sub> . Changed maximum value of "Operating I <sub>CC</sub> " from 28 mA to 25 mA corresponding to "f = f <sub>max</sub> . Changed maximum value of "Standby I <sub>SB2</sub> " from 0.9 μA to 2 μA. Changed maximum value of "Standby I <sub>SB2</sub> " from 0.9 μA to 2 μA. Changed typical value of I <sub>SB1</sub> parameter from 0.9 μA to 2 μA. Changed maximum value of I <sub>SB1</sub> parameter from 4.5 μA to 8 μA. Changed maximum value of I <sub>SB2</sub> parameter from 4.5 μA to 8 μA. Updated AC Test Loads and Waveforms: Updated Figure 3 (Changed Test Load Capacitance from 50 pF to 30 pF). Updated Data Retention Characteristics: Added 2 μA as typical value of I <sub>CCDR</sub> parameter from 4.5 μA to 5 μA. Changed minimum value of I <sub>CCDR</sub> parameter from 4.5 μA to 5 μA. Changed minimum value of I <sub>CCDR</sub> parameter from 4.5 μA to 5 μA. Changed minimum value of I <sub>CCDR</sub> parameter from 4.5 μ to 5 ns corresponding to 45 ns speed bin. Changed minimum value of I <sub>CCDR</sub> parameter from 22 ns to 18 ns corresponding to 45 ns speed bin. Changed minimum value of I <sub>CCDR</sub> parameter from 22 ns to 18 ns corresponding to 45 ns speed bin. Changed minimum value of I <sub>CCCDR</sub> parameter from 6 ns to 10 ns corresponding to 45 ns speed bin. Changed minimum value of I <sub>CCCDR</sub> parameter from 22 ns to 25 ns corresponding to 45 ns speed bin. Updated Ordering Information: Updated Ordering Information: Updated Package Diagrams' column. Added "Package Diagrams' column. Updated Ordering Informati



# **Document History Page** (continued)

Document Document	Title: CY621 Number: 38	58EV30 MoBL -05578	, 8-Mbit (1024K × 8) Static RAM
Rev.	ECN No.	Submission Date	Description of Change
*C	467052	06/06/2006	Included 44-pin TSOP II Package related information in all instances across the document. Updated Features: Added Note "For 48-pin TSOP I pin configuration and ordering information, please refer to CY62157EV30 Data sheet." and referred the same note in 48-pin TSOP I package. Updated Ordering Information: Updated part numbers. Updated Package Diagrams: Removed spec 51-85183 *A. Added spec 51-85087 *A,
*D	1015643	04/28/2007	Updated Electrical Characteristics: Added Note 7 and referred the same note in I <sub>SB2</sub> parameter. Updated Data Retention Characteristics: Added Note 10 and referred the same note in I <sub>CCDR</sub> parameter.
*E	2934396	06/03/2010	Updated Truth Table: Added Note 29 and referred the same note in "X" under $\overline{\text{CE}}_1$ and $\text{CE}_2$ columns. Updated Package Diagrams: spec 51-85150 – Changed revision from *D to *E. spec 51-85087 – Changed revision from *A to *C. Updated to new template.
*F	3110202	12/14/2010	Updated Logic Block Diagram. Updated Ordering Information: No change in part numbers. Added Ordering Code Definitions. Updated Package Diagrams: spec 51-85150 — Changed revision from *E to *F.
*G	3269641	05/30/2011	Removed 48-pin TSOP I Package related information in all instances across the document. Updated Functional Description: Removed the note "For best practice recommendations, refer to the Cypress application note "System Design Guidelines" at <a href="http://www.cypress.com.">http://www.cypress.com.</a> " and its reference. Updated Data Retention Characteristics: Changed minimum value of $t_R$ parameter from $t_{RC}$ ns to 45 ns. Added Acronyms and Units of Measure. Updated to new template. Completing Sunset Review.
*H	3598409	04/24/2012	Updated Package Diagrams: spec 51-85150 – Changed revision from *F to *G. spec 51-85087 – Changed revision from *C to *D. Completing Sunset Review.
*	4100078	08/20/2013	Updated Switching Characteristics: Added Note 13 and referred the same note in "Parameter" column. Updated Package Diagrams: spec 51-85150 – Changed revision from *G to *H. spec 51-85087 – Changed revision from *D to *E. Updated to new template.
*J	4576526	11/21/2014	Updated Functional Description: Added "For a complete list of related documentation, click here." at the end. Updated Switching Characteristics: Added Note 18 and referred the same note in "Write Cycle". Updated Switching Waveforms: Added Note 28 and referred the same note in Figure 9.

Document Number: 38-05578 Rev. \*M



# **Document History Page** (continued)

Rev.	ECN No.	Submission Date	Description of Change
*K	4790694	06/08/2015	Updated Maximum Ratings: Referred Notes 3, 4 in "Supply Voltage to Ground Potential". Updated to new template. Completing Sunset Review.
*L	5979591	11/29/2017	Updated Cypress Logo and Copyright.
*M		02/26/2020	Updated Features: Updated description. Updated Product Portfolio: Updated all values of "Operating $I_{CC}$ " corresponding to "f = 1 MHz". Updated Electrical Characteristics: Updated all values of $I_{CC}$ parameter corresponding to "45 ns" and "f = 1 MHz". Updated Thermal Resistance: Updated all values of $\Theta_{JA}$ , $\Theta_{JC}$ parameters corresponding to all packages. Updated Data Retention Characteristics: Updated all values of $I_{CCDR}$ parameter. Updated Package Diagrams: spec 51-85150 — Changed revision from *H to *I. Updated to new template.

Document Number: 38-05578 Rev. \*M



## Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

cypress.com/mcu

cypress.com/psoc

cypress.com/pmic

cypress.com/touch

cypress.com/wireless

cypress.com/usb

#### **Products**

Arm® Cortex® Microcontrollers

Automotive

Clocks & Buffers

Internet of Things

Cypress.com/automotive

cypress.com/clocks

cypress.com/interface

cypress.com/iot

cypress.com/iot

cypress.com/memory

Microcontrollers

**PSoC** 

Power Management ICs
Touch Sensing

USB Controllers
Wireless Connectivity

## PSoC<sup>®</sup> Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

#### **Cypress Developer Community**

Community | Code Examples | Projects | Video | Blogs | Training | Components

#### **Technical Support**

cypress.com/support

© Cypress Semiconductor Corporation, 2004–2020. This document is the property of Cypress Semiconductor Corporation and its subsidiaries ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (withoutthe right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproducts the Software solely for use with Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress shall have no liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. CYPRESS DOES NOT REPRESENT, WARRANT, OR GUARANTEE THAT CYPRESS PRODUCTS, OR SYSTEMS CREATED USING CYPRESS PRODUCTS, WILL BE FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION (collectively, "Security Breach."). Cypress disclaims any liability relating to any Security Breach, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from any Security Breach. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. "High-Risk Device means any device or system whose failure could cause personal injury, death, or property damage. Examples of High-Risk Devices are weapons, nuclear installations, surgical implants, and other medical devices. "Critical Component" means any component o

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 38-05578 Rev. \*M Revised February 26, 2020 Page 19 of 19

Marketing Part Number	Sample Order Part Number	Sample Availability
CY62157EV18LL-55BVXI	CY62157EV18LL9-55BVXI	Subject to leadtime
CY62157EV18LL-55BVXIT	CY62157EV18LL9-55BVXI	Subject to leadtime
CY62157EV30LL-45BVXI	CY62157EV30LL9-45BVXI	Available
CY62157EV30LL-45BVXIT	CY62157EV30LL9-45BVXI	Available
CY62157EV30LL-45ZSXI	CY62157EV30LL9-45ZSXI	Available
CY62157EV30LL-45ZSXIT	CY62157EV30LL9-45ZSXI	Available
CY62157EV30LL-45ZXI	CY62157EV30LL9-45ZXI	Available
CY62157EV30LL-45ZXIT	CY62157EV30LL9-45ZXI	Available
CY62158EV30LL-45BVXI	CY62158EV30LL9-45BVXI	Available
CY62158EV30LL-45BVXIT	CY62158EV30LL9-45BVXI	Available
CY62158EV30LL-45ZSXI	CY62158EV30LL9-45ZSXI	Available
CY62158EV30LL-45ZSXIT	CY62158EV30LL9-45ZSXI	Available
CG8610AA	CY62157EV30LL9-45BVXI	Available
CG8610AAT	CY62157EV30LL9-45BVXI	Available
CG8237AAT	CY62157EV30LL9-45BVXI	Available
CG8238AA	CY62157EV30LL9-45ZXI	Available
CG8888AM	CY62158EV30LL9-45ZSXI	Available
CG888AMT	CY62158EV30LL9-45ZSXI	Available
CG8984AM	CY62157EV30LL9-45BVXI	Available
CG8984AMT	CY62157EV30LL9-45BVXI	Available
CG8985AM	CY62157EV30LL9-45ZSXI	Available
CG8985AMT	CY62157EV30LL9-45ZSXI	Available