



PRODUCT / PROCESS CHANGE NOTIFICATION

PCN-000568

Date: July 23, 2019

P1/2

<input type="checkbox"/> Semtech Corporation, 200 Flynn Road, Camarillo CA 93012
<input type="checkbox"/> Semtech Canada Corporation, 4281 Harvester Road, Burlington, Ontario L7L 5M4 Canada
<input type="checkbox"/> Semtech Irvine, 5141 California Ave., Suite 100, Irvine CA 92617
<input checked="" type="checkbox"/> Semtech Neuchatel Sarl, Route des Gouttes d'Or 40, CH-2000 Neuchatel Switzerland
<input type="checkbox"/> Nanotech Semiconductor, Semtech Corporation, 2 West Point Court, Bristol, United Kingdom, BS32 4PY
<input type="checkbox"/> Semtech Corpus Christi SA de CV, Carretera Matamorros Edificio 7, Reynosa, Tamaulipas, Mexico 88780
<input type="checkbox"/> Semtech Triune, 1101 Resource Drive, Suite 121, Plano TX 75074

Part Number(s) Affected: SX1261IMLTRT SX1262IMLTRT SX1268IMLTRT	Customer Part Number(s) Affected: <input checked="" type="checkbox"/> N/A
---	--

Description, Purpose and Effect of Change:

Dear Valued SX126x Customers,

In an effort to keep improving the performance of our products, Semtech is issuing a series of changes to its documentation.

Whilst most of the modifications are minor and intend to clarify the documentation, two specific points require your attention in order to maximize the performance of your designs:

- Improvement of the LoRa modulation quality with 500 kHz Bandwidth
- Improvement of the control of the Power Amplifier Clamping stages on SX1262 and SX1268

These two important modifications are thoroughly described in the V1.2 version of the SX126x datasheets, issued in June 2019, and appended to this mail. All other clarifications in the datasheets are listed in the "Revision History" section of the same documents, for completeness.

We appreciate your continued business and trust,

Best regards
Semtech LoRa team

Change Classification	<input type="checkbox"/> Major <input checked="" type="checkbox"/> Minor	Impact to Form, Fit, Function	<input type="checkbox"/> Yes <input checked="" type="checkbox"/> No
------------------------------	--	--------------------------------------	---




PRODUCT / PROCESS CHANGE NOTIFICATION

PCN-000568

Date: July 23, 2019

P2/2

Impact to Data Sheet	<input checked="" type="checkbox"/> Yes <input type="checkbox"/> No	New Revision or Date	<input checked="" type="checkbox"/>
Impact to Performance, Characteristics or Reliability:			
Refer to above section.			
Implementation Date	N/A	Work Week	N/A
Last Time Ship (LTS) Of unchanged product	N/A	Affecting Lot No. / Serial No. (SN)	N/A
Sample Availability	N/A	Qualification Report Availability	N/A
Supporting Documents for Change Validation/Attachments:			
<ul style="list-style-type: none">- SX1261/2 datasheet V1.2- SX1268 datasheet V1.2			
Issuing Authority			
Semtech Business Unit:	Wireless and Sensing Products (WSP)		
Semtech Contact Info:	Anne Levy-Mandel Wireless and Sensing Sr Quality Manager alevymandel@semtech.com +41 32 729 40 61		
FOR FURTHER INFORMATION & WORLDWIDE SALES COVERAGE: http://www.semtech.com/contact/index.html#support			




Figure A: SX1260 Block Diagram

General Description

The SX1260 sub-GHz radio transmitter is ideal for long range wireless applications. The device is designed for long battery life with just 18 mA of transmit current consumption at +10 dBm power output. The SX1260 can transmit up to +15 dBm with his highly efficient integrated power amplifier.

The device supports LoRa® modulation for LPWAN use cases and (G)FSK modulation for legacy use cases. It is highly configurable to meet different application requirements utilizing the global LoRaWAN™ standard or proprietary protocols.

The device is designed to comply with the physical layer requirements of the LoRaWAN™ specification released by the LoRa Alliance™.

The radio is suitable for systems targeting compliance with radio regulations including but not limited to ETSI EN 300 220, FCC CFR 47 Part 15, China regulatory requirements and the Japanese ARIB T-108. Continuous frequency coverage from 150 MHz to 960 MHz allows the support of all major sub-GHz ISM bands around the world.

Applications

The level of integration and the low consumption within SX1260 enable a new generation of Internet of Things applications.

- Smart meters
- Supply chain and logistics
- Building automation
- Agricultural sensors
- Smart cities
- Retail store sensors
- Asset tracking
- Street lights
- Parking sensors
- Environmental sensors
- Healthcare
- Safety and security sensors
- Remote control applications

Ordering Information

Part Number	Delivery	Minimum Order Quantity
SX1260IMLTRT	Tape & Reel	3'000 pieces

QFN 24 Package, Pb-free, Halogen free, RoHS/WEEE compliant product.

Revision History

Version	ECO	Date	Modifications
1.0	042281	June 2018	First Release
1.1	047267	June 2019	Miscellaneous typographical error corrections Addition of a "Known Limitations" section, see details in Section 15 . Clarification of the XOSC_START_ERR usage in Section 13.3.5 Rename variable <i>timeout(23:0)</i> to <i>delay(23:0)</i> for clarification in Section 13.3.5 Correction of the ClearDeviceError command Correction made to SetTxParams in Table 13-30 Clarification of the maximum packet length in FSK mode with address filtering configuration Update of the sequence in section 14.2 Circuit Configuration for Basic Tx Operation

Table of Contents

1. Architecture	9
2. Pin Connection	10
2.1 I/O Description	10
2.2 Package View	11
3. Specifications	12
3.1 ESD Notice	12
3.2 Absolute Maximum Ratings	12
3.3 Operating Range	12
3.4 Crystal Specifications	13
3.5 Electrical Specifications	13
3.5.1 Power Consumption	14
3.5.2 General Specifications	15
3.5.3 Transmit Mode Specifications	17
3.5.4 Digital I/O Specifications	17
4. Circuit Description.....	18
4.1 Clock References	18
4.1.1 RC Frequency References	18
4.1.2 High-Precision Frequency Reference	18
4.1.3 XTAL Control Block	19
4.1.4 TCXO Control Block	20
4.2 Phase-Locked Loop (PLL)	20
4.3 Transmitter	20
4.3.1 SX1260 Power Amplifier Specifics	21
4.3.2 Power Amplifier Summary	23
5. Power Distribution	24
5.1 Selecting DC-DC Converter or LDO Regulation	24
5.1.1 Option A: SX1260 with DC-DC Regulator	25
5.1.2 Option B: SX1260 with LDO Regulator	26
5.1.3 Consideration on the DC-DC Inductor Selection	26
5.2 Flexible DIO Supply	27
6. Modems	28
6.1 LoRa® Modem	28
6.1.1 Modulation Parameter	28
6.1.2 LoRa® Packet Engine	30
6.1.3 LoRa® Frame	30
6.1.4 LoRa® Time-on-Air	32
6.2 FSK Modem	33
6.2.1 Modulation Parameter	33
6.2.2 FSK Packet Engine	33
6.2.3 FSK Packet Format	34
7. Data Buffer	37
7.1 Principle of Operation	37
7.2 Data Buffer in Transmit Mode	37

7.3 Using the Data Buffer	38
8. Digital Interface and Control	39
8.1 Reset	39
8.2 SPI Interface	39
8.2.1 SPI Timing When the Transmitter is in Active Mode	39
8.2.2 SPI Timing When the Transmitter Leaves Sleep Mode	40
8.3 Multi-Purpose Digital Input/Output (DIO)	41
8.3.1 BUSY Control Line	41
8.3.2 Digital Input/Output	43
8.4 Digital Interface Status versus Chip modes	43
8.5 IRQ Handling	44
9. Operational Modes	45
9.1 Start-up	45
9.2 Calibration	45
9.3 Sleep Mode	45
9.4 Standby (STDBY) Mode	46
9.5 Frequency Synthesis (FS) Mode	46
9.6 Transmit (TX) Mode	46
9.6.1 PA Ramping	46
9.7 Active Mode Switching Time	46
9.8 Transmitter Circuit Modes Graphical Illustration	47
10. Host Controller Interface	48
10.1 Command Structure	48
10.2 Transaction Termination	48
11. List of Commands	49
11.1 Operational Modes Commands	49
11.2 Register and Buffer Access Commands	50
11.3 DIO and IRQ Control	50
11.4 RF, Modulation and Packet Commands	50
11.5 Status Commands	51
12. Register Map	52
12.1 Register Table	52
13. Commands Interface.....	54
13.1 Operational Modes Functions	54
13.1.1 SetSleep.....	54
13.1.2 SetStandby	55
13.1.3 SetFs.....	55
13.1.4 SetTx	55
13.1.5 SetTxContinuousWave.....	56
13.1.6 SetTxInfinitePreamble.....	56
13.1.7 SetRegulatorMode	57
13.1.8 Calibrate Function	57
13.1.9 SetPaConfig.....	58
13.1.10 SetTxFallbackMode.....	59
13.2 Registers and Buffer Access	60
13.2.1 WriteRegister Function	60

13.2.2 ReadRegister Function	60
13.2.3 WriteBuffer Function	60
13.3 DIO and IRQ Control Functions	61
13.3.1 SetDioIrqParams.....	61
13.3.2 IrqMask	61
13.3.3 GetIrqStatus	62
13.3.4 ClearIrqStatus	62
13.3.5 SetDIO3AsTCXOctrl	62
13.4 RF Modulation and Packet-Related Functions	64
13.4.1 SetRfFrequency.....	64
13.4.2 SetPacketType.....	64
13.4.3 GetPacketType.....	65
13.4.4 SetTxParams	65
13.4.5 SetModulationParams.....	66
13.4.6 SetPacketParams.....	68
13.4.7 SetBufferBaseAddress	72
13.5 Communication Status Information	73
13.5.1 GetStatus.....	73
13.6 Miscellaneous	74
13.6.1 GetDeviceErrors.....	74
13.6.2 ClearDeviceErrors.....	74
14. Application	75
14.1 HOST API Basic Read Write Function	75
14.2 Circuit Configuration for Basic Tx Operation	75
14.3 Issuing Commands in the Right Order	75
14.4 Application Schematic	76
14.4.1 Application Design of the SX1260.....	76
15. Known Limitations.....	77
15.1 Modulation Quality with 500 kHz LoRa Bandwidth	77
15.1.1 Description	77
15.1.2 Workaround.....	77
16. Packaging Information.....	78
16.1 Package Outline Drawing	78
16.2 Package Marking	79
16.3 Land Pattern	79
16.4 Reflow Profiles	80

List of Figures

Figure 2-1: SX1260 Top View Pin Location QFN 4x4 24L	11
Figure 4-1: SX1260 Block Diagram	18
Figure 4-2: TCXO Control Block	20
Figure 4-3: VR_PA versus Output Power on the SX1260	21
Figure 4-4: Current versus Output Power with DC-DC Regulation on the SX1260	22
Figure 4-5: Current versus Output Power with LDO Regulation on the SX1260	22
Figure 4-6: Power Linearity on the SX1260 with either LDO or DC-DC Regulation	23
Figure 5-1: SX1260 Diagram with the DC-DC Regulator Power Option	25
Figure 5-2: SX1260 Diagram with the LDO Regulator Power Option	26
Figure 5-3: Separate DIO Supply	27
Figure 6-1: LoRa® Signal Bandwidth	29
Figure 6-2: LoRa® Packet Format	30
Figure 6-3: Fixed-Length Packet Format	34
Figure 6-4: Variable-Length Packet Format	34
Figure 6-5: Data Whitening LFSR	35
Figure 7-1: Data Buffer Diagram	37
Figure 8-1: SPI Timing Diagram	39
Figure 8-2: SPI Timing Transition	40
Figure 8-3: Switching Time Definition	41
Figure 8-4: Switching Time Definition in Active Mode	42
Figure 9-1: Transmitter Circuit Modes	47
Figure 14-1: Application Schematic of the SX1260	76
Figure 16-1: QFN 4x4 Package Outline Drawing	78
Figure 16-2: SX1260 Marking	79
Figure 16-3: QFN 4x4mm Land Pattern	79

List of Tables

Table 2-1: SX1260 Pinout in QFN 4x4 24L	10
Table 3-1: ESD and Latch-up Notice	12
Table 3-2: Absolute Maximum Ratings.....	12
Table 3-3: Operating Range.....	12
Table 3-4: Crystal Specifications	13
Table 3-5: Power Consumption.....	14
Table 3-6: Power Consumption in Transmit Mode	14
Table 3-7: General Specifications	15
Table 3-8: Transmit Mode Specifications.....	17
Table 3-9: Digital I/O Specifications.....	17
Table 4-1: Internal Foot Capacitor Configuration.....	19
Table 4-2: Power Amplifier Summary	23
Table 5-1: Regulation Type versus Circuit Mode.....	24
Table 5-2: OCP Configuration	24
Table 5-3: Recommended 15 μ H Inductors	26
Table 6-1: Range of Spreading Factors (SF)	29
Table 6-2: Signal Bandwidth Setting in LoRa® Mode.....	29
Table 6-3: Coding Rate Overhead	30
Table 6-4: Whitening Initial Value	35
Table 6-5: CRC Type Configuration.....	36
Table 6-6: CRC Initial Value	36
Table 6-7: CRC Polynomial.....	36
Table 8-1: SPI Timing Requirements.....	40
Table 8-2: Switching Time	42
Table 8-3: Digital Pads Configuration for each Chip Mode.....	43
Table 8-4: IRQ Status Registers	44
Table 9-1: SX1260 Operating Modes.....	45
Table 10-1: SPI Interface Command Sequence	48
Table 11-1: Commands Selecting the Operating Modes of the Radio	49
Table 11-2: Commands to Access the Radio Registers and FIFO Buffer.....	50
Table 11-3: Commands Controlling the Radio IRQs and DIOs.....	50
Table 11-4: Commands Controlling the RF and Packets Settings	50
Table 11-5: Commands Returning the Radio Status.....	51
Table 12-1: List of Registers	52
Table 13-1: SetSleep SPI Transaction	54
Table 13-2: Sleep Mode Definition.....	54
Table 13-3: SetConfig SPI Transaction	55
Table 13-4: STDBY Mode Configuration	55
Table 13-5: SetFs SPI Transaction	55
Table 13-6: SetTx SPI Transaction	55
Table 13-7: SetTx Timeout Duration.....	56
Table 13-8: SetTxContinuousWave SPI Transaction	56
Table 13-9: SendTxInfinitePreamble SPI Transaction.....	57
Table 13-10: SetRegulatorMode SPI Transaction.....	57
Table 13-11: Calibrate SPI Transaction	57
Table 13-12: Calibration Setting	58
Table 13-13: SetPaConfig SPI Transaction.....	58
Table 13-14: PA Operating Modes with Optimal Settings.....	59
Table 13-15: SetTxFallbackMode SPI Transaction	59
Table 13-16: Fallback Mode Definition.....	59

Table 13-17: WriteRegister SPI Transaction	60
Table 13-18: ReadRegister SPI Transaction	60
Table 13-19: WriteBuffer SPI Transaction	60
Table 13-20: SetDiolrqParams SPI Transaction	61
Table 13-21: IRQ Registers.....	61
Table 13-22: GetIrqStatus SPI Transaction	62
Table 13-23: ClearIrqStatus SPI Transaction	62
Table 13-24: SetDIO3asTCXOCtrl SPI Transaction	62
Table 13-25: tcxoVoltage Configuration Definition.....	63
Table 13-26: SetRfFrequency SPI Transaction.....	64
Table 13-27: SetPacketType SPI Transaction.....	64
Table 13-28: PacketType Definition.....	64
Table 13-29: GetPacketType SPI Transaction	65
Table 13-30: SetTxParams SPI Transaction.....	65
Table 13-31: RampTime Definition	65
Table 13-32: SetModulationParams SPI Transaction.....	66
Table 13-33: GFSK ModParam1, ModParam2 & ModParam3 - br	66
Table 13-34: GFSK ModParam4 - PulseShape	66
Table 13-35: GFSK ModParam6, ModParam7 & ModParam8 - Fdev	67
Table 13-36: LoRa® ModParam1- SF	67
Table 13-37: LoRa® ModParam2 - BW	67
Table 13-40: SetPacketParams SPI Transaction.....	68
Table 13-41: GFSK PacketParam1 & PacketParam2 - PreambleLength	68
Table 13-38: LoRa® ModParam3 - CR.....	68
Table 13-39: LoRa® ModParam4 - LowDataRateOptimize.....	68
Table 13-42: GFSK PacketParam3 - PreambleDetectorLength	69
Table 13-43: GFSK PacketParam4 - SyncWordLength	69
Table 13-44: Sync Word Programming	69
Table 13-45: GFSK PacketParam5 - AddrComp	70
Table 13-46: Node Address Programming.....	70
Table 13-47: Broadcast Address Programming.....	70
Table 13-48: GFSK PacketParam6 - PacketType	70
Table 13-49: GFSK PacketParam7 - PayloadLength	70
Table 13-50: GFSK PacketParam8 - CRCType	71
Table 13-51: CRC Initial Value Programming	71
Table 13-52: CRC Polynomial Programming	71
Table 13-53: GFSK PacketParam9 - Whitening	71
Table 13-54: Whitening Initial Value	71
Table 13-55: LoRa® PacketParam1 & PacketParam2 - PreambleLength.....	72
Table 13-56: LoRa® PacketParam3 - HeaderType	72
Table 13-57: LoRa® PacketParam4 - PayloadLength.....	72
Table 13-58: LoRa® PacketParam5 - CRCType	72
Table 13-59: LoRa® PacketParam6 - InvertIQ.....	72
Table 13-60: SetBufferBaseAddress SPI Transaction	72
Table 13-61: Status Bytes Definition.....	73
Table 13-62: GetStatus SPI Transaction.....	73
Table 13-63: GetDeviceErrors SPI Transaction	74
Table 13-64: OpError Bits.....	74
Table 13-65: ClearDeviceErrors SPI Transaction.....	74

1. Architecture

The SX1260 is a transmitter capable of low power operation in the 150-960 MHz [ISM](#) frequency band. The radio comprises four main blocks:

1. **Analog Front End:** the transmit chain, as well as the data converter interface to ensuing digital blocks. The SX1260 transmitter is capable of outputting +14/15 dBm maximum output power under DC-DC converter or [LDO](#) supply.
2. **Digital Modem Bank:** a range of modulation options is available in the SX1260:
 - ♦ [LoRa®](#) Tx, [BW](#) = 7.8 - 500 kHz, [SF5](#) to [SF12](#), [BR](#) = 0.018 - 62.5 kb/s
 - ♦ (G)[FSK](#) Tx, with [BR](#) = 0.6 - 300 kb/s
3. **Digital Interface and Control:** this comprises all payload data and protocol processing as well as access to configuration of the radio via the [SPI](#) interface.
4. **Power Distribution:** two forms of voltage regulation, DC-DC or linear regulator [LDO](#), are available depending upon the design priorities of the application.

2. Pin Connection

2.1 I/O Description

Table 2-1: SX1260 Pinout in QFN 4x4 24L

Pin Number	Pin Name	Type (I = input O = Output)	Description
0	GND	-	Exposed Ground pad
1	VDD_IN	I	Input voltage for power amplifier regulator, VR_PA, connected to pin 7
2	GND	-	Ground
3	XTA	-	Crystal oscillator connection, can be used to input external reference clock
4	XTB	-	Crystal oscillator connection
5	GND	-	Ground
6	DIO3	I/O	Multi-purpose digital I/O - external TCXO supply voltage
7	VREG	O	Regulated output voltage from the internal regulator LDO / DC-DC
8	GND	-	Ground
9	DCC_SW	O	DC-DC Switcher Output
10	VBAT	I	Supply for the RFIC
11	VBAT_IO	I	Supply for the Digital I/O interface pins (except DIO3)
12	DIO2	I/O	Multi-purpose digital I/O
13	DIO1	I/O	Multi-purpose digital I/O
14	BUSY	O	Busy indicator
15	NRESET	I	Reset signal, active low
16	MISO	O	SPI slave output
17	MOSI	I	SPI slave input
18	SCK	I	SPI clock
19	NSS	I	SPI Slave Select
20	GND	-	Ground
21	NC	-	Not connected
22	NC	-	Not connected
23	RFO	O	RF transmitter output
24	VR_PA	-	Regulated power amplifier supply

2.2 Package View




Figure 2-1: SX1260 Top View Pin Location QFN 4x4 24L

3. Specifications

3.1 ESD Notice



The SX1260 transmitter is a high-performance radio frequency device, with high ESD and latch-up resistance. The chip should be handled with all the necessary ESD precautions to avoid any permanent damage.

Table 3-1: ESD and Latch-up Notice

Symbol	Description	Min	Typ	Max	Unit
ESD_HBM	Class 2 of ANSI/ESDA/JEDEC Standard JS-001-2014 (Human Body Model)	-	-	2.0	kV
ESD_CDM	ESD Charged Device Model, JEDEC standard JESD22-C101D, class III	-	-	1000	V
LU	Latch-up, JEDEC standard JESD78 B, class I level A	-	-	100	mA

3.2 Absolute Maximum Ratings

Stresses above the values listed below may cause permanent device failure. Exposure to absolute maximum ratings for extended periods may affect device reliability, reducing product life time.

Table 3-2: Absolute Maximum Ratings

Symbol	Description	Min	Typ	Max	Unit
VDDmr	Supply voltage, applies to VBAT and VBAT_IO	-0.5	-	3.9	V
Tmr	Temperature	-55	-	125	°C
Pmr	RF Input level	-	-	10	dBm

3.3 Operating Range

Operating ranges define the limits for functional operation and parametric characteristics of the device. Functionality outside these limits is not guaranteed.

Table 3-3: Operating Range

Symbol	Description	Min	Typ	Max	Unit
VDDop	Supply voltage, applies to VBAT and VBAT_IO	1.8	-	3.7	V
Top	Temperature under bias	-40	-	85	°C
Clop	Load capacitance on digital ports	-	-	20	pF
VSWR	Voltage Standing Wave Ratio at antenna port	-	-	10:1	-

3.4 Crystal Specifications

Table 3-4: Crystal Specifications

Symbol	Description	Min	Typ	Max	Unit
FXOSC	Crystal oscillator frequency	-	32	-	MHz
CLOAD	Crystal load capacitance	-	10	-	pF
COXTAL	Crystal shunt capacitance	0.3	0.6	2	pF
RSXTAL	Crystal series resistance	-	30	60	Ω
CMXTAL	Crystal motional capacitance	1.3	1.89	2.5	fF
DRIVE	Drive level	-	-	100	μ W

The reference frequency accuracy is defined by the complete system, and should take into account precision of the transmitter, as well as environmental parameters such as extreme temperature limits. In a LoRaWAN™ system, the expected reference frequency accuracy on the end-device should be about +/- 30 ppm under all operating conditions. This includes initial error, temperature drift and ageing over the lifetime of the product.

3.5 Electrical Specifications

The electrical specifications are given with the following conditions unless otherwise specified:

- VBAT_IO = VBAT = 3.3 V, all current consumptions are given for VBAT connected to VBAT_IO
- Temperature = 25 °C
- FXOSC = 32 MHz, with specified crystal
- FRF = 434/490/868/915 MHz
- Output power defined into a 50 Ω load impedance
- FSK, 2-level FSK modulation without pre-filtering, BR = 4.8 kb/s, FDA = \pm 5 kHz, BW_F = 20 kHz double-sided
- LoRa®, packet 64 bytes, preamble 8 symbols, CR = 4/5, CRC on payload enabled, explicit header mode
- Optional TCXO and RF Switch power consumption always excluded

Caution!

Throughout this document, all bandwidths are expressed as “double-sideband”. This is valid for LoRa® and FSK modulations.

3.5.1 Power Consumption

Table 3-5: Power Consumption

Symbol	Mode	Conditions	Min	Typ	Max	Unit
IDDOFF	OFF mode (SLEEP mode with cold start ¹)	All blocks off	-	160	-	nA
IDDSL	SLEEP mode (SLEEP mode with warm start ²)	Configuration retained	-	600	-	nA
		Configuration retained + RC64k	-	1.2	-	μA
IDDSBR	STDBY_RC mode	RC13M, XOSC OFF	-	0.6	-	mA
IDDSBX	STDBY_XOSC mode	XOSC ON	-	0.8	-	mA
IDDFS	Synthesizer mode	DC-DC mode used	-	2.1	-	mA
		LDO mode used	-	3.55	-	mA

1. Cold start is equivalent to the device at POR or when the device is waking up from Sleep mode with all blocks OFF, see [Section 13.1.1 "SetSleep" on page 54](#)

2. Warm start is only happening when device is woken from Sleep mode with its configuration retained, see [Section 13.1.1 "SetSleep" on page 54](#)

Table 3-6: Power Consumption in Transmit Mode

Symbol	Frequency Band	PA Match / Condition	Power Output	Typical	Unit
IDDTX ¹	868/915 MHz	+14 dBm	+14 dBm, VBAT = 3.3 V	25.5	mA
			+10 dBm VBAT = 3.3 V	18	mA
			+14 dBm, VBAT = 1.8 V	48	mA
			+10 dBm, VBAT = 1.8 V	34	mA
		+14 dBm / optimal settings ²	+15 dBm, VBAT = 3.3 V	32.5	mA
			+10 dBm VBAT = 3.3 V	15	mA
			+15 dBm, VBAT = 1.8 V	60	mA
			+10 dBm, VBAT = 1.8 V	29	mA
	434/490 MHz	+14 dBm	+15 dBm, VBAT = 3.3 V	25.5	mA
			+14 dBm, VBAT = 3.3 V	21	mA
			+10 dBm, VBAT = 3.3 V	14.5	mA
			+15 dBm, VBAT = 1.8 V	46.5	mA
			+14 dBm, VBAT = 1.8 V	39	mA
			+10 dBm, VBAT = 1.8 V	26	mA

1. DC-DC mode is used for the whole IC. For more details, see [Section 5.1 "Selecting DC-DC Converter or LDO Regulation" on page 24](#).

2. For more details on optimal settings, see [Section 13.1.9.1 "PA Optimal Settings" on page 59](#).

3.5.2 General Specifications

Table 3-7: General Specifications

Symbol	Description	Conditions	Min	Typ	Max	Unit
FR	Synthesizer frequency range	-	150	-	960	MHz
FSTEP	Synthesizer frequency step	Bit 2 of <i>TxModulation</i> = 1 (main use)	-	0.95	-	Hz
		Bit 2 of <i>TxModulation</i> = 0 (see Section 15.)	-	122	-	Hz
PHN ^{1 2}	Synthesizer phase noise (for 868 / 915 MHz)	1 kHz offset	-	-75	-	dBc/Hz
		10 kHz offset	-	-95	-	dBc/Hz
		100 kHz offset	-	-100	-	dBc/Hz
		1MHz offset	-	-120	-	dBc/Hz
		10 MHz offset	-	-135	-	dBc/Hz
TS_FS	Synthesizer wake-up time	From STDBY_XOSC mode	-	40	-	μs
TS_OSC	Crystal oscillator wake-up time	from STDBY_RC ³	-	150	-	μs
OSC_TRM	Crystal oscillator trimming range for crystal frequency error compensation ⁴		+/-15	+/-30	-	ppm
BR_F	Bit rate, FSK	Programmable Minimum modulation index is 0.5	0.6	-	300 ⁵	kb/s
FDA	Frequency deviation, FSK	Programmable FDA + BR_F / 2 ≤ 250 kHz	0.6	-	200	kHz
BR_L	Bit rate LoRa®	Min. for SF12, BW_L = 7.8 kHz Max. for SF5, BW_L = 500 kHz	0.018	-	62.5 ⁶	kb/s
BW_L	Signal BW, LoRa®	Programmable	7.8	-	500 ⁶	kHz
SF	Spreading factor for LoRa®	Programmable, chips/symbol = 2 ^{SF}	5	-	12	-
VTCXO	Regulated voltage range for TCXO voltage supply	Min/Max values in typical conditions, Typ value for default setting VDDop > VTCXO + 200 mV	1.6	1.7	3.3	V
ILTCXO	Load current for TCXO regulator		-	1.5	4	mA
TSVTCXO	Start-up time for TCXO regulator	From enable to regulated voltage within 25 mV from target	-	-	100	μs
IDDTXO	Current consumption of the TCXO regulator	Quiescent current	-	-	70	μA
		Relative to load current	-	1	2	%
ATCXO	Amplitude voltage for external TCXO applied to XTA pin	provided through a 220 Ω resistor in series with a 10 pF capacitance See Section 4.1.4 "TCXO Control Block" on page 20	0.4	0.6	1.2	Vpk-pk

-
1. Phase Noise specifications are given for the recommended PLL BW to be used for the specific modulation/BR, optimized settings may be used for specific applications
 2. Phase Noise is not constant over frequency, due to the topology of the PLL, for two frequencies close to each other, the phase noise could change significantly
 3. Wake-up time till crystal oscillator frequency is within ± 10 ppm
 4. OSC_TRIM is the available trimming range to compensate for crystal initial frequency error and to allow crystal temperature compensation implementation; the total available trimming range is higher and allows the compensation for all IC process variations
 5. Maximum bit rate is assumed to scale with the RF frequency; for example 300 kb/s in the 869/915 MHz frequency bands and only 50 kb/s at 150 MHz
 6. For RF frequencies below 400 MHz, there is a scaling between the frequency and supported BW, some BW may not be available below 400 MHz

3.5.3 Transmit Mode Specifications

Table 3-8: Transmit Mode Specifications

Symbol	Description	Conditions	Min	Typ	Max	Unit
TXOP	Maximum RF output power	Highest power step setting	-	+14/15 ¹	-	dBm
TXDRP	RF output power drop versus supply voltage	under DC-DC or LDO VDDop range from 1.8 to 3.7 V	-	0.5	-	dB
TXPRNG	RF output power range	Programmable in 31 steps, typical value	TXOP-31	-	TXOP	dBm
TXACC	RF output power step accuracy		-	± 2	-	dB
TXRMP	Power amplifier ramping time	Programmable	10	-	3400	µs
TS_TX	Tx wake-up time	Frequency Synthesizer enabled	-	36 + PA ramping	-	µs

1. +15 dBm maximum RF output power can be reached with special settings, see [Section 13.1.9.1 "PA Optimal Settings"](#) on page 59

3.5.4 Digital I/O Specifications

Table 3-9: Digital I/O Specifications

Symbol	Description	Conditions	Min	Typ	Max	Unit
VIH	Input High Voltage	-	0.7*VBAT_IO ¹	-	VBAT_IO ¹ +0.3	V
VIL	Input Low Voltage	-	-0.3	-	0.3*VBAT_IO ¹	V
VIL_N	Input Low Voltage for pin NRESET	-	-0.3	-	0.2*VBAT	V
VOH	Output High Voltage	I _{max} = -2.5 mA	0.9*VBAT_IO ¹	-	VBAT_IO ¹	V
VOL	Output Low Voltage	I _{max} = 2.5 mA	0	-	0.1*VBAT_IO ¹	V
Ileak	Digital input leakage current (NSS, MOSI, SCK)	-	-1	-	1	µA

1. excluding following pins: NRESET and DIO3, which are referred to VBAT

4. Circuit Description




Figure 4-1: SX1260 Block Diagram

SX1260 is a RF transmitter operating in the sub-GHz frequency bands which supports **LoRa®** and **FSK** constant envelope modulations schemes.

4.1 Clock References

4.1.1 RC Frequency References

Two RC oscillators are available: 64 kHz and 13 MHz RC oscillators. The 64 kHz RC oscillator (**RC64k**) is optionally used by the circuit in SLEEP mode to wake-up the transmitter when performing periodic or duty cycled operations. Several commands make use of this 64 kHz RC oscillator (called **RTC** across this document) to generate time-based events. The 13 MHz RC oscillator (**RC13M**) is enabled for all SPI communication to permit configuration of the device without the need to start the crystal oscillator. Both RC oscillators are supplied directly from the battery.

4.1.2 High-Precision Frequency Reference

In SX1260 the high-precision frequency reference can come either from an on-chip crystal oscillator (OSC) using an external crystal resonator or from an external **TCXO** (Temperature Compensated Crystal Oscillator), supplied by an internal regulator.

The SX1260 comes in a small form factor 4 x 4 mm QFN package. When in transmit mode the circuit may heat up depending on the output power and current consumption. Careful PCB design using thermal isolation techniques must be applied between the circuit and the crystal resonator to avoid transferring the heat to the external crystal resonator.

When using the LoRa® modulation with LowDataRateOptimize set to 0x00 (see Table 13-39: "LoRa® ModParam4 - LowDataRateOptimize" on page 68), the total frequency drift over the packet transmission time should be minimized and kept lower than $Freq_drift_max$:

$$Freq_drift_max = \frac{BW_L}{3 * 2^{SF}}$$

When possible, using LowDataRateOptimize set to 0x01 will significantly relax the total frequency drift over the packet transmission requirement to $16 \times Freq_drift_max$.

Note:

Recommendations for heat dissipation techniques to be applied to the PCB designs are given in detail in the application note AN1200.37 "Recommendations for Best Performance" on www.semtech.com.

In miniaturized design implementations where heat dissipations techniques cannot be implemented or the use of the LowDataRateOptimize is not supported, the use of a TCXO will provide a more stable clock reference.

4.1.3 XTAL Control Block

The SX1260 does not require the user to set external foot capacitors on the XTAL supplying the 32 MHz clock. Indeed, the device is fitted with internal programmable capacitors connected independently to the pins XTA and XTB of the device. Each capacitor can be set independently, balanced or unbalanced to each other, by 0.47 pF typical steps.

Table 4-1: Internal Foot Capacitor Configuration

Pin	Register Address	Typical Values
XTA	0x0911	Each capacitor can be controlled independently in steps of 0.47 pF added to the minimal value: 0x00 sets the trimming cap to 11.3 pF (minimum) 0x2F sets the trimming cap to 33.4 pF (maximum)
XTB	0x0912	

Note when using an XTAL:

At POR or when waking-up from Sleep in cold start mode, the trimming cap registers will be initialized at the value 0x05 (13.6 pF). Once the device is set in STDBY_XOSC mode, the internal state machine will overwrite both registers to the value 0x12 (19.7pF). Therefore, the user must ensure the device is already in STDBY_XOSC mode before changing the trimming cap values so that they are not overwritten by the state machine.

Note when using a TCXO:

Once the command *SetDIO3AsTCXOCtrl(...)* is sent to the device, the register controlling the internal cap on XTA will be automatically changed to 0x2F (33.4 pF) to filter any spurious which could occur and be propagated to the PLL.

4.1.4 TCXO Control Block

Under certain circumstances, typically small form factor designs with reduced heat dissipation or environments with extreme temperature variation, it may be required to use a **TCXO** (Temperature Compensated Crystal Oscillator) to achieve better frequency accuracy.




Figure 4-2: TCXO Control Block

When a TCXO is used, it should be connected to pin 3 XTA, through a 220 Ω resistor and a 10 pF DC-cut capacitor. Pin 4 XTB should be left not connected. Pin 6 DIO3 can be used to provide a regulated DC voltage to power the TCXO, programmable from 1.6 to 3.3 V. VBAT should always be 200 mV higher than the programmed voltage to ensure proper operation.

The nominal current drain is 1.5 mA, but the regulator can support up to 4 mA of load. A clipped-sinewave output TCXO is required, with the output amplitude not exceeding 1.2 V peak-to-peak. The commands to enable TCXO mode are described in [Section 13.3.5 "SetDIO3AsTCXOCtrl" on page 62](#), and that includes DC voltage and timing information.

Note:

A complete Reset of the chip as described in [Section 8.1 "Reset" on page 39](#) is required to get back to normal XOSC operation, after the chip has been set to TCXO mode with the command *SetDIO3AsTCXOCtrl*.

4.2 Phase-Locked Loop (PLL)

A fractional-N third order sigma-delta **PLL** acts as the frequency synthesizer for the **LO** of transmitter chain. SX1260 is able to cover continuously all the sub-GHz frequency range 150-960 MHz. The PLL is capable of auto-calibration and has low switching-on or hopping times. Frequency modulation is performed inside the PLL bandwidth. The PLL frequency is derived from the crystal oscillator circuit which uses an external 32 MHz crystal reference.

4.3 Transmitter

The transmit chain uses the modulated output from the modem bank which directly modulates the fractional-N **PLL**. An optional pre-filtering of the bit stream can be enabled to reduce the power in the adjacent channels, also dependent on the selected modulation type.

The default maximum RF output power of the transmitter is +14 dBm. The RF output power is programmable with 32 dB of dynamic range, in 1 dB steps. The power amplifier ramping time is also programmable to meet regulatory requirements.

The power amplifier is supplied by the regulator VR_PA and the connection between VR_PA and RFO is done externally to the chip. VR_PA, supplied through VDD_IN, is taken from a voltage regulator (DC-DC or **LDO**), allowing a very small variation of the output power versus supply voltage.

4.3.1 SX1260 Power Amplifier Specifics

Caution!

All figures in this chapter are indicative and typical, and are not a specification. These figures only highlight behavior of the PA over voltage and current.

In the SX1260, the power efficiency of the transmitter is maximized when the internal DC-DC regulator is used. The voltage on VR_PA varies from about 20 mV to 1.35 V to achieve the programmed Output Power (Pout).




Figure 4-3: VR_PA versus Output Power on the SX1260

With this method, the output power is kept almost constant with VBAT from 1.8 to 3.7 V.

When the DC-DC regulator is used the total power consumption will directly be impacted by the supply voltage. For instance, when 17 mA are needed on VBAT to output +10 dBm with VBAT = 3.7 V, the same output and will require 34 mA when VBAT = 1.8 V.




Figure 4-4: Current versus Output Power with DC-DC Regulation on the SX1260

However, when LDO is chosen, the current drain will remain flat for VBAT between 1.8 V and 3.7 V, at the expense of a much lower energy efficiency:




Figure 4-5: Current versus Output Power with LDO Regulation on the SX1260

The following plot also confirms the linearity of the output power curve at nominal and extreme voltage levels:




Figure 4-6: Power Linearity on the SX1260 with either LDO or DC-DC Regulation

4.3.2 Power Amplifier Summary

The following table summarizes the power amplifier optimization keys.

Table 4-2: Power Amplifier Summary

PA Summary	Conditions	SX1260
Max Power	with relevant matching and settings	+14 /15 dBm
IDDTX	at + 14 dBm, indicative	25.5 mA
Output Power vs VBAT	-	flat from VBAT = 1.8 V to 3.7 V
IDDTX vs VBAT	-	inversely proportional to VBAT, DC - DC buck converter is used for PA supply

5. Power Distribution

5.1 Selecting DC-DC Converter or LDO Regulation

Two forms of voltage regulation (DC-DC buck converter or linear LDO regulator) are available depending upon the design priorities of the application. The linear LDO regulator is always present in all modes but the transmitter will use DC-DC when selected. Alternatively a high efficiency DC to DC buck converter can be enabled in FS and Tx modes.

The DC-DC can be driven by two clock sources:

- in STDBY_XOSC: RC13M is used to supply clock and the frequency is $RC13M / 4$ so the switching frequency of the DC-DC converter will be 3.25 MHz
- in FS and TX: the PLL is used to supply clock and the frequency is ~5MHz; every time the command *SetRFFrequency(...)* is called the divider ratio is recalculated so that the switching frequency is as close as possible to the 5 MHz target.

Unless specified, all specifications of the transmitter are given with the DC-DC regulator enabled. For applications where cost and size are constrained, LDO-only operation is possible which negates the need for the 47nH inductor before pin 1 and the 15 μ H inductor between pins 7 and 9, conferring the benefits of a reduced bill of materials and reduced board space. The following table illustrates the power regulation options for different modes and user settings.

Table 5-1: Regulation Type versus Circuit Mode

Circuit Mode	Sleep	STDBY_RC	STDBY_XOSC	FS	Tx
Regulator Type = 0	-	LDO	LDO	LDO	LDO
Regulator Type = 1	-	LDO	DC-DC + LDO	DC-DC + LDO	DC-DC + LDO

The user can specify the use of DC-DC by using the command *SetRegulatorMode(...)*. This operation must be carried out in STDBY_RC mode only.

When the DC-DC is enabled, the LDO will remain ON and its target voltage is set 50 mV below the DC-DC voltage to ensure voltage stability for high current peaks. If the DC-DC voltage drops to this level due to high current peak, the LDO will cover for the current need at the expense of the energy consumption of the radio which will be increased.

However, to avoid consuming too much energy, the user is free to configure the Over Current Protection (OCP) register manually. At Reset, the OCP is configured to limit the current at 60 mA.

Table 5-2: OCP Configuration

Register Address	OCP default	Maximum Current
0x08E7	0x18	60 mA

The OCP is configurable by steps of 2.5 mA and the default value is re-configured automatically each time the function *SetPaConfig(...)* is called. If the user wants to adjust the OCP value, it is necessary to change the register as a second step after calling the function *SetPaConfig(...)*.

Note:

The user should pay attention to the dependency of the current drain versus VBAT when using the SX1260 in DC-DC mode. Because the current drained is inversely proportional to VBAT (for instance for $P_{out} = +14$ dBm, 25.5 mA at 3.3 V, and 48 mA at 1.8 V), the OCP current limit should be set high enough to accommodate a current increase or be dynamically set.

Another strategy is to set the OCP to a specific limit and accept a drop of the output power of the device when the OCP starts limiting the current consumption.

5.1.1 Option A: SX1260 with DC-DC Regulator

The DC-DC Regulator is used with about 90% of efficiency, for the chip core and Power Amplifier (PA).

Advantage of this option:

The power consumption is drastically reduced at 3.3 V, output power is maintained from VBAT = 1.8 V to 3.7 V.




Figure 5-1: SX1260 Diagram with the DC-DC Regulator Power Option

5.1.2 Option B: SX1260 with LDO Regulator

The LDO Regulator is used, for both the core of the chip and the PA.

Advantage of this option:

The cost and space for the external 15 μ H and 47 nH inductors are spared.




Figure 5-2: SX1260 Diagram with the LDO Regulator Power Option

5.1.3 Consideration on the DC-DC Inductor Selection

The selection of the inductor is essential to ensure optimal performance of the DC-DC internal block. Selecting an incorrect inductor could cause various unwanted effects ranging from ripple currents to early aging of the device, as well as a degradation of the efficiency of the DC-DC regulator.

For the SX1260, the preferred inductor will be shielded, presenting a low internal series resistance and a resonance frequency much higher than the DC-DC switching frequency. When selecting the 15 μ H inductor, the user should therefore select a part with the following considerations:

- DCR (max) = 2 ohms
- Idc (min) = 100 mA
- Freq (min) = 20 MHz

Table 5-3: Recommended 15 μ H Inductors

Reference	Manufacturer	Value (μ H)	Idc max (mA)	Freq (MHz)	DCR (ohm)	Package (L x W x H in mm)
LPS3010-153	Coilcraft	15	370	43	0.95	2.95 x 2.95 x 0.9
MLZ2012N150L	TDK	15	90	40	0.47	2 x 1.25 x 1.25
MLZ2012M150W	TDK	15	120	40	0.95	2 x 1.25 x 1.25
VLS2010ET-150M	TDK	15	440	40	1.476	2 x 2 x 1
VLS2012ET-150M	TDK	15	440	40	1.062	2 x 2 x 1.2

5.2 Flexible DIO Supply

The transmitter has two power supply pins, one for the core of the transmitter called VBAT and one for the host controller interface (SPI, DIOs, BUSY) called VBAT_IO. Both power supplies can be connected together in application. In case a low voltage micro-controller (typically with IO pads at 1.8 V) is used to control the transmitter, the user can:

- use VBAT at 3.3 V for optimal RF performance
- directly connect VBAT_IO to the same supply used for the micro-controller
- connect the digital IOs directly to the micro-controller DIOs.

At any time, VBAT_IO must be lower than or equal to VBAT.




Figure 5-3: Separate DIO Supply

6. Modems

The SX1260 contains different modems capable of handling LoRa® and FSK modulations. LoRa® and FSK are associated with their own frame and modem.

- LoRa® modem ⇔ LoRa® Frame
- FSK modem ⇔ FSK Frame

The user specifies the modem and frame type by using the command *SetPacketType(...)*. This command specifies the frame used and consequently the modem implemented.

This function is the first one to be called before going to Tx and before defining frequency, modulation and packet parameters. The command *GetPacketType()* returns the current protocol of the radio.

6.1 LoRa® Modem

The LoRa® modem uses spread spectrum modulation and forward error correction techniques to increase the range and robustness of radio communication links compared to traditional FSK based modulation.

An important facet of the LoRa® modulation is its increased immunity to interference. This immunity to interference permits the simple coexistence of LoRa® modulated systems either in bands of heavy spectral usage or in hybrid communication networks that use LoRa® to extend range when legacy modulation schemes fail.

6.1.1 Modulation Parameter

It is possible to optimize the LoRa® modulation for a given application, access is given to the designer to four critical design parameters, each one permitting a trade-off between the link budget, immunity to interference, spectral occupancy and nominal data rate. These parameters are:

- Modulation BandWidth (BW_L)
- Spreading Factor (SF)
- Coding Rate (CR)
- Low Data Rate Optimization (LDRO)

These parameters are set using the command *SetModulationParams(...)* which must be called after *SetPacketType(...)*.

6.1.1.1 Spreading Factor

The spread spectrum LoRa® modulation is performed by representing each bit of payload information by multiple chips of information. The rate at which the spread information is sent is referred to as the symbol rate (Rs). The ratio between the nominal symbol rate and chip rate is the spreading factor and it represents the number of symbols sent per bit of information.

Consideration on SF5 and SF6

In the SX1260, two spreading factors have been added compared to the previous device family, SF5 and SF6. These two spreading factors have been modified slightly for the SX1261/2 and will now be able to operate in both implicit and explicit mode. However, these modification have made the new spreading factor incompatible with previous device generations. Especially, SF6 on the SX1260 will **not** be backward compatible with the SF6 used on the SX1276. Furthermore, due to the higher symbol rate, the minimum recommended preamble length needed to ensure correct detection and demodulation

from the receiver is increased compared to other Spreading Factors. For SF5 and SF6, the user is invited to use 12 symbols of preamble to have optimal performances over the dynamic range of the receiver.

Note:

The spreading factor must be known in advance on transmit side of the link as different spreading factors are orthogonal to each other.

Table 6-1: Range of Spreading Factors (SF)

Spreading Factor (SF)	5	6	7	8	9	10	11	12
2^{SF} (Chips / Symbol)	32	64	128	256	512	1024	2048	4096
Typical LoRa® Demodulator SNR [dB]	-2.5	-5	-7.5	-10	-12.5	-15	-17.5	-20

A higher spreading factor leads to longer transmission times (time-on-air). With a knowledge of the key parameters that can be selected by the user, the LoRa® symbol rate is defined as:

$$R_s = \frac{BW}{2^{\text{SF}}}$$

where BW is the programmed bandwidth and SF is the spreading factor. The transmitted signal is a constant envelope signal. Equivalently, one chip is sent per second per Hz of bandwidth.

6.1.1.2 Bandwidth

An increase in signal bandwidth permits the use of a higher effective data rate, thus reducing transmission time at the expense of reduced sensitivity improvement.

LoRa® modem operates at a programmable bandwidth (BW_L) around a programmable central frequency f_{RF}




Figure 6-1: LoRa® Signal Bandwidth

An increase in LoRa® signal bandwidth (BW_L) permits the use of a higher effective data rate, thus reducing transmission time at the expense of reduced sensitivity improvement. There are regulatory constraints in most countries on the permissible occupied bandwidth. The LoRa® modem bandwidth always refers to the double side band (DSB). The range of LoRa® signal bandwidths available is given in the table below:

Table 6-2: Signal Bandwidth Setting in LoRa® Mode

Signal Bandwidth	0	1	2	3	4	5	6	7	8	9
BW_L [kHz]	7.81	10.42	15.63	20.83	31.25	41.67	62.5	125	250^1	500^1

1. For RF frequencies below 400 MHz, there is a scaling between the frequency and supported BW, some BW may not be available below 400 MHz

6.1.1.3 FEC Coding Rate

To further improve the robustness of the link the LoRa® modem employs cyclic error coding to perform forward error detection and correction.

Forward Error Correction (FEC) is particularly efficient in improving the reliability of the link in the presence of interference. So that the coding rate and robustness to interference can be changed in response to channel conditions.

Table 6-3: Coding Rate Overhead

Coding Rate	Cyclic Coding Rate CR [in raw bits / total bits]	Overhead Ratio
1	4/5	1.25
2	4/6	1.5
3	4/7	1.75
4	4/8	2

A higher coding rate provides better noise immunity at the expense of longer transmission time. In normal conditions a factor of 4/5 provides the best trade-off; in the presence of strong interferers a higher coding rate may be used.

6.1.1.4 Low Data Rate Optimization

For low data rates (typically for high SF or low BW) and very long payloads which may last several seconds in the air, the low data rate optimization (LDRO) can be enabled. This reduces the number of bits per symbol to the given SF minus two (see [Section 6.1.4 "LoRa® Time-on-Air" on page 32](#)). Depending on the payload size, the low data rate optimization is usually recommended when a LoRa® symbol time is equal or above 16.38 ms.

6.1.2 LoRa® Packet Engine

LoRa® has its own packet engine that supports the LoRa® PHY as described in the following section.

6.1.3 LoRa® Frame

The LoRa® modem employs two types of packet formats: explicit and implicit. The explicit packet includes a short header that contains information about the number of bytes, coding rate and whether a CRC is used in the packet. The packet format is shown in the following figure.




Figure 6-2: LoRa® Packet Format

The LoRa® packet starts with a preamble sequence. By default the packet is configured with a 12-symbol long sequence. This is a programmable variable so the preamble length may be extended. The transmitted preamble length may vary from 10 to 65535 symbols, once the fixed overhead of the preamble data is considered. This permits the transmission of near arbitrarily long preamble sequences.

The preamble is followed by a header which contain information about the following payload. The packet payload is a variable-length field that contains the actual data coded at the error rate either as specified in the header in explicit mode or as selected by the user in implicit mode. An optional CRC may be appended.

Depending upon the chosen mode of operation two types of header are available.

6.1.3.1 Explicit Header Mode

This is the default mode of operation. Here the header provides information on the payload, namely:

- The payload length in bytes
- The forward error correction coding rate
- The presence of an optional 16-bit CRC for the payload

The header is transmitted with maximum error correction code (4/8).

6.1.3.2 Implicit Header Mode

In certain scenarios, where the payload, coding rate and CRC presence are fixed or known in advance, it may be advantageous to reduce transmission time by invoking implicit header mode. In this mode the header is removed from the packet. In this case the payload length, error coding rate and presence of the payload CRC must be manually configured identically on both sides of the radio link.

6.1.4 LoRa® Time-on-Air

The packet format for the LoRa® modem is detailed in [Figure 6-3: Fixed-Length Packet Format](#) and [Figure 6-4: Variable-Length Packet Format](#). The equation to obtain Time On Air (ToA) is:

$$ToA = \frac{2^{SF}}{BW} * N_{symbol} \text{ with:}$$

- SF : Spreading Factor (5 to 12)
- BW : Bandwidth (in kHz)
- ToA : the Time on Air in ms
- N_{symbol} : number of symbols

The computation of the number of symbols differs depending on the parameters of the modulation.

For SF5 and SF6:

$$N_{symbol} = N_{symbol_preamble} + 6.25 + 8 + \text{ceil} \left(\frac{\max(8 * N_{byte_payload} + N_{bit_CRC} - 4 * SF + N_{symbol_header}, 0)}{4 * SF} \right) * (CR + 4)$$

For all other SF:

$$N_{symbol} = N_{symbol_preamble} + 4.25 + 8 + \text{ceil} \left(\frac{\max(8 * N_{byte_payload} + N_{bit_CRC} - 4 * SF + 8 + N_{symbol_header}, 0)}{4 * SF} \right) * (CR + 4)$$

For all other SF with Low Data Rate Optimization activated:

$$N_{symbol} = N_{symbol_preamble} + 4.25 + 8 + \text{ceil} \left(\frac{\max(8 * N_{byte_payload} + N_{bit_CRC} - 4 * SF + 8 + N_{symbol_header}, 0)}{4 * (SF - 2)} \right) * (CR + 4)$$

With:

- N_{bit_CRC} = 16 if CRC activated, 0 if not
- N_{symbol_header} = 20 with explicit header, 0 with implicit header
- CR is 1, 2, 3 or 4 for respective coding rates 4/5, 4/6, 4/7 or 4/8

6.2 FSK Modem

6.2.1 Modulation Parameter

The FSK modem is able to perform transmission of 2-FSK modulated packets over a range of data rates ranging from 0.6 kbps to 300 kbps. All parameters are set by using the command *SetModulationParams(...)*. This function should be called only after defining the protocol.

The bitrate setting is referenced to the crystal oscillator and provides a precise means of setting the bit rate (or equivalently chip) rate of the radio. In the command *SetModulationParams(...)*, the bitrate is expressed as 32 times the XTAL frequency divided the real bit rate used by the device. The generic formula is:

$$BR = \frac{F_{XOSC}}{BitRate} * 32$$

FSK modulation is performed inside the PLL bandwidth, by changing the fractional divider ratio in the feedback loop of the PLL. The high resolution of the sigma-delta modulator, allows for very narrow frequency deviation. The frequency deviation *Fdev* is one of the parameters of the function *SetModulationParams(...)* and is expressed as:

$$Fdev = \frac{FdevHz}{FreqStep}$$

where:

$$FreqStep = \frac{XtalFreq}{2^{25}}$$

Additionally, in transmission mode, several shaping filters can be applied to the signal. To ensure correct demodulation on the receiver side, the user must ensure that the receiver respects the following limit for the selection of the bandwidth:

$$(2 * Fdev + BR) < BW$$

The SX1260 offers several pulse shaping options defined by the parameter *PulseShape*. If other unspecified values are given as parameters, then no filtering is used.

6.2.2 FSK Packet Engine

The SX1260 is designed for packet-based transmission. The packet controller block is responsible for assembly of data bit-stream into packets and their storage into the data buffer.

The packet handler builds a packet and sends it bit by bit to the modulator for transmission. It can whiten the payload and append the CRC-checksum to the end of the packet.

The packet controller is configured using the command *SetPacketParams(...)* as in [Section 13.4.6 "SetPacketParams" on page 68](#). This function can be called only after defining the protocol. The next chapters describe in detail the different frames available in the SX1260.

6.2.3 FSK Packet Format

The FSK packet format provides a conventional packet format for application in proprietary NRZ coded, low energy communication links. The packet format has built in facilities for CRC checking of the payload, dynamic payload size and packet acknowledgement. Optionally whitening based upon pseudo random number generation can be enabled. Two principle packet formats are available in the FSK protocol: fixed length and variable length packets.

6.2.3.1 Fixed-Length Packet

If the packet length is fixed and known on both sides of the link then knowledge of the packet length does not need to be transmitted over the air. Instead the packet length can be written to the parameter *packetLength* which determines the packet length in bytes (0 to 255, but limited to 254 when the address filtering is activated, see Table 13-45).




Figure 6-3: Fixed-Length Packet Format

The preamble length is set from 8 to 65535 bits using the parameter *PreambleLen*. It is usually recommended to use a minimum of 16 bits for the preamble to guarantee a valid reception of the packet on the receiver side. The CRC operation, packet length and preamble length are defined using the command *SetPacketParams(...)* as defined in Section 11. "List of Commands" on page 49.

6.2.3.2 Variable-Length Packet

Where the packet is of uncertain or variable size, then information about the packet length (0 to 255, but limited to 254 when the address filtering is activated, see Table 13-45) must be transmitted within the packet. The format of the variable-length packet is shown below.




Figure 6-4: Variable-Length Packet Format

6.2.3.3 Setting the Packet Length or Node Address

The packet length and Node or Broadcast address are not considered part of the payload and they are added automatically in hardware.

The packet length is added automatically in the packet when the *packetType* field is set to variable size in the command *SetPacketParam(...)*.

The node or broadcast address can be enabled by using the *AddrComp* field in the command *SetPacketParam(...)*. This field allow the user to enable and select an additional packet filtering at the payload level.

6.2.3.4 Whitening

The whitening process is built around a 9-bit LFSR which is used to generate a random sequence and the payload (including the payload length, the Node or Broadcast address and CRC checksum when needed) is then XORed with this random sequence to generate the whitened payload. The data must be de-whitened on the receiver side by XORing with the same random sequence. This setup limits the number of consecutive 1's or 0's to 9. Note that the data whitening is only required when the user data has high correlation with long strings of 0's and 1's. If the data is already random then the whitening is not required. For example a random source generating the Transmit data, when whitened, could produce longer strings of 1's and 0's, thus it's not required to randomize an already random sequence.




Figure 6-5: Data Whitening LFSR

The whitening is based around the 9-bit LFSR polynomial $x^9 + x^5 + 1$. With this structure, the LSB at the output of the LFSR is XORed with the MSB of the data.

At the initial stage, each flip-flop of the LFSR can be initialized through the registers at addresses 0x06B8 and 0x6B9.

Table 6-4: Whitening Initial Value

Whitening Initial Value	Register Address	Default Value
Whitening initial value MSB	0x06B8	0x01
Whitening initial value LSB	0x06B9	0x00

6.2.3.5 CRC

The SX1260 offers full flexibility to select the polynomial and initial value of the selected polynomial. In additions, the user can also select a complete inversion of the computed CRC to comply with some international standards.

The CRC can be enabled and configured by using the *CRCType* field in the command *SetPacketParam(...)*. This field allows the user to enable and select the length and configuration of the CRC.

Table 6-5: CRC Type Configuration

CRCType	Description
0x01	CRC_OFF (No CRC)
0x00	CRC_1_BYTE (CRC computed on 1 byte)
0x02	CRC_2_BYTE (CRC computed on 2 bytes)
0x04	CRC_1_BYTE_INV (CRC computed on 1 byte and inverted)
0x06	CRC_2_BYTE_INV (CRC computed on 2 bytes and inverted)

The CRC selected must be modified together with the CRC initial value and CRC polynomial.

Table 6-6: CRC Initial Value

	Register Address	Default Value
CRC MSB Initial Value [15:8]	0x06BC	0x1D
CRC LSB Initial Value [7:0]	0x06BD	0x0F

Table 6-7: CRC Polynomial

	Register Address	Default Value
CRC MSB Polynomial Value [15:8]	0x06BE	0x10
CRC LSB Polynomial Value [7:0]	0x06BF	0x21

This flexibility permits the user to select any standard CRC or to use his own CRC allowing a specific detection of a given packet. Examples:

To use the IBM CRC configuration, the user must select:

- 0x8005 for the CRC polynomial
- 0xFFFF for the initial value
- CRC_2_BYTE for the field *CRCType* in the command *SetPacketParam(...)*.

For the CCIT CRC configuration the user must select:

- 0x1021 for the CRC polynomial
- 0x1D0F for the initial value
- CRC_2_BYTE_INV for the field *CRCType* in the command *SetPacketParam(...)*

7. Data Buffer

The transmitter is equipped with a 256-byte RAM data buffer which is accessible in all modes except sleep mode. This RAM area is fully customizable by the user and allows access to either data for transmission.

7.1 Principle of Operation




Figure 7-1: Data Buffer Diagram

7.2 Data Buffer in Transmit Mode

Upon each transition to transmit mode *TxDataPointer* is initialized to *TxBaseAddr* and is incremented each time a byte is sent over the air. This operation stops once the number of bytes sent equals the *payloadlength* parameter as defined in the function *SetPacketParams(...)*.

7.3 Using the Data Buffer

TxBASEADDR is set using the command *SetBufferBaseAddresses(...)*.

By default *TxBASEADDR* is initialized at address 0x00.

The base address for Tx is fully configurable across the 256-byte memory area. Each pointer can be set independently anywhere within the buffer. To exploit the maximum data buffer size in transmit mode, the whole data buffer can be used by setting the base address *TxBASEADDR* at the bottom of the memory (0x00).

The data buffer is cleared when the device is put into Sleep mode, implying no access. The data is retained in all other modes of operation.

The data buffer is accessed via the command *WriteBuffer(...)*. In this function the parameter offset defines the address pointer of the first data to be written. Offset zero defines the first position of the data buffer.

Before any write operation it is necessary to initialize this offset to the beginning of the buffer. Upon writing to the data buffer the address pointer will then increment automatically.

8. Digital Interface and Control

The SX1260 is controlled via a serial **SPI** interface and a set of general purpose input/output (DIOs). At least one **DIO** must be used for **IRQ** and the **BUSY** line is mandatory to ensure the host controller is ready to accept the commands. The SX1260 uses an internal controller (CPU) to handle communication and chip control (mode switching, **API** etc...). **BUSY** is used as a busy signal indicating that the chip is ready for new command only if this signal is low. When **BUSY** is high, the host controller must wait until it goes down again before sending another command. Through **SPI** the application sends commands to the internal chip or access directly the data memory space.

8.1 Reset

A complete “factory reset” of the chip can be issued on request by toggling pin 15 **NRESET** of the SX1260. It will be automatically followed by the standard calibration procedure and any previous context will be lost. The pin should be held low for typically 100 μ s for the Reset to happen.

8.2 SPI Interface

The **SPI** interface gives access to the configuration register via a synchronous full-duplex protocol corresponding to **CPOL** = 0 and **CPHA** = 0 in Motorola/Freescale nomenclature. Only the slave side is implemented.

An address byte followed by a data byte is sent for a write access whereas an address byte is sent and a read byte is received for the read access. The **NSS** pin goes low at the beginning of the frame and goes high after the data byte.

MOSI is generated by the master on the falling edge of **SCK** and is sampled by the slave (i.e. this **SPI** interface) on the rising edge of **SCK**. **MISO** is generated by the slave on the falling edge of **SCK**.

A transfer is always started by the **NSS** pin going low. **MISO** is high impedance when **NSS** is high.

The **SPI** runs on the external **SCK** clock to allow high speed up to 16 MHz.

8.2.1 SPI Timing When the Transmitter is in Active Mode

In this mode the chip is able to handle **SPI** command in a standard way i.e. no extra delay needed at the first **SPI** transaction.




Figure 8-1: SPI Timing Diagram

All timings in following table are given for a max load cap of 10 pF.

Table 8-1: SPI Timing Requirements

Symbol	Description	Minimum	Typical	Maximum	Unit
t1	NSS falling edge to SCK setup time	32	-	-	ns
t2	SCK period	62.5	-	-	ns
t3	SCK high time	31.25	-	-	ns
t4	MOSI to SCK hold time	5	-	-	ns
t5	MOSI to SCK setup time	5	-	-	ns
t6	NSS falling to MISO delay	0	-	15	ns
t7	SCK falling to MISO delay,	0	-	15	ns
t8	SCK to NSS rising edge hold time	31.25	-	-	ns
t9	NSS high time	125	-	-	ns
t10	NSS falling edge to SCK setup time when switching from SLEEP to STDBY_RC mode	100	-	-	μs
t11	NSS falling to MISO delay when switching from SLEEP to STDBY_RC mode	0	-	150	μs

8.2.2 SPI Timing When the Transmitter Leaves Sleep Mode

One way for the chip to leave Sleep mode is to wait for a falling edge of NSS. At falling edge, all necessary internal regulators are switched On; the chip starts chip initialization before being able to accept first SPI command. This means that the delay between the falling edge of NSS and the first rising edge of SCK must take into account the wake-up sequence and the chip initialization. In Sleep mode and during the initialization phase, the busy signal mapped on BUSY pin, is set high indicating to the host that the chip is not able to accept a new command. Once the chip is in STDBY_RC mode, the busy signal goes low and the host can start sending a command. This is also true for start-up at battery insertion or after a hard reset.




Figure 8-2: SPI Timing Transition

8.3 Multi-Purpose Digital Input/Output (DIO)

The chip is interfaced through the 4 control lines which are composed of the BUSY pin and 3 DIOs pins that can be configured as interrupt, debug or to control the radio immediate peripherals (TCXO or RF Switch).

8.3.1 BUSY Control Line

The BUSY control line is used to indicate the status of the internal state machine. When the BUSY line is held low, it indicates that the internal state machine is in idle mode and that the radio is ready to accept a command from the host controller.

The BUSY control line is set back to zero once the chip has reached a stable mode and it is ready for a new command. Inherently, the amount of time the BUSY line will stay high depends on the nature of the command. For example, setting the device into TX mode from the STDBY_RC mode will take much more time than simply changing some radio parameters because the internal state machine will maintain the BUSY line high until the radio is effectively transmitting the packet.




Figure 8-3: Switching Time Definition

For the internal state machine, all “write” commands will cause the BUSY line to be asserted high after time T_{SW} , as per the graph above. T_{SW} represents the time required for the internal state machine to wake-up and start processing the command.

Conversely, the “read” command will be handled directly without the help of the internal state machine and thus the BUSY line will remain low after a “read” command.

The max value for T_{SW} from NSS rising edge to the BUSY rising edge is, in all cases, 600 ns.

In Sleep mode, the BUSY pin is held high through a 20 k Ω resistor and the BUSY line will go low as soon as the radio leaves the Sleep mode.

In FS, BUSY will go low when the PLL is locked.

In TX, BUSY will go low when the PA has ramped-up and transmission of preamble starts.

In addition to this, the BUSY will also go high to handle its internal IRQ. In this scenario, it is essential to wait for the BUSY line to go low before sending an SPI command (either a “read” or “write” command).




Figure 8-4: Switching Time Definition in Active Mode

The following table gives the value of T_{SWMode} for all possible transitions. The switching time is defined as the time between the rising edge of the NSS ending the SPI transaction and the falling edge of BUSY.

Table 8-2: Switching Time

Transition	T_{SWMode} Typical Value [μ s]
SLEEP to STBY_RC cold start (no data retention)	3500
SLEEP to STBY_RC warm start (with data retention)	340
STBY_RC to STBY_XOSC	31
STBY_RC to FS	50
STBY_RC to TX	126
STBY_XOSC to FS	40
STBY_XOSC to TX	105
FS to TX	76

8.3.2 Digital Input/Output

Any of the 3 DIOs can be selected as an output interrupt source for the application. When the application receives an interrupt, it can determine the source by using the command *GetIrqStatus(...)*. The interrupt can then be cleared using the *ClearIrqStatus(...)* command. The Pin Description is as follows:

DIO1 is the generic IRQ line, any interrupt can be mapped to DIO1. The complete list of available IRQ can be found in [Section 8.4 "Digital Interface Status versus Chip modes" on page 43](#).

DIO2 can be used as a generic IRQ line and any IRQ can be routed through this pin.

DIO3 has a double functionality and as DIO1 or DIO2, it can be used as a generic IRQ line. Also, DIO3 can be used to automatically control a TCXO through the command *SetDio3AsTCXOCtrl(...)*. In this case, the device will automatically power cycle the TCXO when needed.

8.4 Digital Interface Status versus Chip modes

Table 8-3: Digital Pads Configuration for each Chip Mode

Mode	DIO3	DIO2	DIO1	BUSY	MISO	MOSI	SCK	NSS	NRESET
Reset	PD	PD	PD	PU	HIZ	HIZ	HIZ	IN	-
Start-up	HIZ PD	HIZ PD	HIZ PD	HIZ PU	HIZ	HIZ	HIZ	IN	IN PU
Sleep	HIZ PD	HIZ PD	HIZ PD	HIZ PU	HIZ	HIZ	HIZ	IN	IN PU
STBY_RC	OUT	OUT	OUT	OUT	OUT	IN	IN	IN	IN PU
STBY_XOSC	OUT	OUT	OUT	OUT	OUT	IN	IN	IN	IN PU
FS	OUT	OUT	OUT	OUT	OUT	IN	IN	IN	IN PU
TX	OUT	OUT	OUT	OUT	OUT	IN	IN	IN	IN PU

Note:

- PU = pull up with 50 k Ω at typical conditions
- PD = pull down with 50 k Ω at typical conditions (the resistor value varies with the supply voltage)

8.5 IRQ Handling

In total there are 10 possible interrupt sources depending on the selected frame and chip mode. Each one can be enabled or masked. In addition, each one can be mapped to DIO1, DIO2 or DIO3.

Table 8-4: IRQ Status Registers

Bit	IRQ	Description	Modulation
0	TxDone	Packet transmission completed	All
9	Timeout	Tx Timeout	All

For more information on how to setup IRQ and DIOs, refer to the function *SetDioIrqParams()* in [Section 13.3.1 "SetDioIrqParams"](#) on page 61.

9. Operational Modes

The SX1260 features six operating modes. The analog front-end and digital blocks that are enabled in each operating mode are explained in the following table.

Table 9-1: SX1260 Operating Modes

Mode	Enabled Blocks
SLEEP	Optional registers, backup regulator, RC64k oscillator, data RAM
STDBY_RC	Top regulator (LDO), RC13M oscillator
STDBY_XOSC	Top regulator (DC-DC or LDO), XOSC
FS	All of the above + Frequency synthesizer at Tx frequency
Tx	Frequency synthesizer and transmitter, Modem

9.1 Start-up

At power-up or after a reset, the chip goes into Start-up state, the control of the chip being done by the sleep state machine operating at the battery voltage. The BUSY pin is set to high indicating that the chip is busy and cannot accept a command. When the digital voltage and RC clock become available, the chip can boot up and the CPU takes control. At this stage the BUSY line goes down and the device is ready to accept commands.

9.2 Calibration

The calibration procedure is automatically called in case of POR or via the calibration command. Parameters can be added to the calibrate command to identify which section of calibration should be repeated. The following blocks can be calibrated:

- RC64k using the 32 MHz crystal oscillator as reference
- RC13M using the 32 MHz crystal oscillator as reference
- PLL to select the proper VCO frequency and division ratio for any RF frequency

Once the calibration is finished, the chip enters STDBY_RC mode

9.3 Sleep Mode

In this mode, most of the radio internal blocks are powered down or in low power mode and optionally the RC64k clock and the timer are running. The chip may enter this mode from STDBY_RC and can leave the SLEEP mode if one of the following events occurs:

- NSS pin goes low in any case
- RTC timer generates an End-Of-Count (corresponding to Listen mode)

When the radio is in Sleep mode, the BUSY pin is held high.

9.4 Standby (STDBY) Mode

In standby mode the host should configure the chip before going to TX mode. By default in this state, the system is clocked by the 13 MHz RC oscillator to reduce power consumption (in all other modes except SLEEP the XTAL is turned ON). However if the application is time critical, the XOSC block can be turned or left ON.

XOSC or RC13M selection in standby mode is determined by mode parameter in the command *SetStandby(...)*.

The mode where only RC13M is used is called STDBY_RC and the one with XOSC ON is called STDBY_XOSC.

If DC-DC is to be used, the selection should be made while the circuit is in STDBY_RC mode by using the *SetRegulatorMode(...)* command, then the DC-DC will automatically switch ON when entering STDBY_XOSC mode. The DC-DC will be clocked by the RC13M. The LDO will remain active with a target voltage 50 mV lower than the DC-DC one.

9.5 Frequency Synthesis (FS) Mode

In FS mode, PLL and related regulators are switched ON. The BUSY goes low as soon as the PLL is locked or timed out.

For debugging purposes the chip may be requested to remain in this mode by using the *SetFs()* command.

In FS or TX modes, the RF frequency is directly programmed by the user.

9.6 Transmit (TX) Mode

In TX mode, after enabling and ramping-up the Power Amplifier (PA), the contents of the data buffer are transmitted. The circuit can operate in different sub-modes: single mode or single with timeout mode.

The timeout in Tx mode can be used as a security to ensure that if for any reason the Tx is aborted or does not succeed (ie. the TxDone IRQ is never triggered), the TxTimeout will prevent the system from waiting for an unknown amount of time. Using the timeout while in Tx mode remove the need to use resources from the host MCU to perform the same task.

In TX mode, BUSY will go low as soon as the PA has ramped-up and transmission of preamble starts.

9.6.1 PA Ramping

The ramping of the PA can be selected while setting the output power by using the command *SetTxParams(...)*.

The PA ramp time can be selected to go from 10 μ s up to 3.4 ms.

9.7 Active Mode Switching Time

Active mode is defined as all the states of the chip when the PLL is running, i.e. in FS or TX modes.

For more details on active mode switching time, see [Section 8.3.1 "BUSY Control Line" on page 41](#).

9.8 Transmitter Circuit Modes Graphical Illustration

The device operating modes and the states through which each mode transitions are illustrated here:




Figure 9-1: Transmitter Circuit Modes

10. Host Controller Interface

Through the SPI interface, the host can issue commands to the chip or access the data memory space to directly retrieve or write data. In normal operation, a reduced number of direct data write operations is required except when accessing the data buffer.

The user interacts with the circuit through an API (instruction set).

The SX1260 uses the pin BUSY to indicate the status of the chip and its ability (or not) to receive another command while internal processing occurs. Prior to executing one of the generic functions, it is thus necessary to check the status of BUSY to make sure the chip is in a state where it can process another function.

10.1 Command Structure

In case of a command that does not require any parameter, the host sends only the opcode (1 byte).

In case of a command which requires one or several parameters, the opcode byte is followed immediately by parameter bytes with the **NSS** rising edge terminating the command.

Table 10-1: SPI Interface Command Sequence

Byte	0	[1:n]
Data from host	Opcode	Parameters
Data to host	RFU	Status

10.2 Transaction Termination

The host terminates an SPI transaction with the rising NSS signal; the host does not explicitly send the command length as a parameter. The host must not raise NSS within the bytes of a transaction.

If a transaction sends a command requiring parameters, all the parameters must be sent before rising NSS. If not the chip will take some unknown value for the missing parameters.

11. List of Commands

The following tables give the list of commands and their corresponding opcode. Unless specified, all parameters are 8-bit values.

11.1 Operational Modes Commands

These functions have a direct impact on the behaviour of the device. They control the internal state machine to transmit packets, and all the modes in-between.

Table 11-1: Commands Selecting the Operating Modes of the Radio

Command	Opcode	Parameters	Description
SetSleep	0x84	sleepConfig	Set Chip in SLEEP mode
SetStandby	0x80	standbyConfig	Set Chip in STDBY_RC or STDBY_XOSC mode
SetFs	0xC1	-	Set Chip in Frequency Synthesis mode
SetTx	0x83	timeout[23:0]	Set Chip in Tx mode
SetTxContinuousWave	0xD1	-	Set chip into TX mode with infinite carrier wave settings
SetTxInfinitePreamble	0xD2	-	Set chip into TX mode with infinite preamble settings
SetRegulatorMode	0x96	regModeParam	Select LDO or DC_DC+LDO for CFG_XOSC, FS or TX mode
Calibrate	0x89	calibParam	Calibrate the RC13, RC64, PLL according to parameter
SetPaConfig	0x95	paDutyCycle, HpMax, deviceSel, paLUT	Configure the Duty Cycle, Max output power, device for the PA
SetTxFallbackMode	0x93	fallbackMode	Defines into which mode the chip goes after a TX done.

11.2 Register and Buffer Access Commands

Table 11-2: Commands to Access the Radio Registers and FIFO Buffer

Command	Opcode	Parameters	Description
WriteRegister	0x0D	address[15:0], data[0:n]	Write into one or several registers
ReadRegister	0x1D	address[15:0]	Read one or several registers
WriteBuffer	0x0E	offset, data[0:n]	Write data into the FIFO

11.3 DIO and IRQ Control

Table 11-3: Commands Controlling the Radio IRQs and DIOs

Command	Opcode	Parameters	Description
SetDioIrqParams	0x08	IrqMask[15:0], Dio1Mask[15:0], Dio2Mask[15:0], Dio3Mask[15:0]	Configure the IRQ and the DIOs attached to each IRQ
GetIrqStatus	0x12	-	Get the values of the triggered IRQs
ClearIrqStatus	0x02	-	Clear one or several of the IRQs
SetDIO3AsTcxoCtrl	0x97	tcxoVoltage, timeout[23:0]	Configure the radio to use a TCXO controlled by DIO3

11.4 RF, Modulation and Packet Commands

Table 11-4: Commands Controlling the RF and Packets Settings

Command	Opcode	Parameters	Description
SetRfFrequency	0x86	rfFreq[23:0]	Set the RF frequency of the radio
SetPacketType	0x8A	protocol	Select the packet type corresponding to the modem
GetPacketType	0x11	-	Get the current packet configuration for the device
SetTxParams	0x8E	power, rampTime	Set output power and ramp time for the PA
SetModulationParams	0x8B	modParam1, modParam2, modParam3	Compute and set values in selected protocol modem for given modulation parameters

Table 11-4: Commands Controlling the RF and Packets Settings

Command	Opcode	Parameters	Description
SetPacketParams	0x8C	packetParam1, packetParam2, packetParam3, packetParam4, packetParam5, packetParam6, packetParam7, packetParam8, packetParam9	Set values on selected protocol modem for given packet parameters
SetBufferBaseAddress	0x8F	TxbaseAddr	Store TX base address in register of selected protocol modem

11.5 Status Commands

Table 11-5: Commands Returning the Radio Status

Command	Opcode	Parameters	Description
GetStatus	0xC0	-	Returns the current status of the device
GetDeviceErrors	0x17	-	Returns the error which has occurred in the device
ClearDeviceErrors	0x07	0x00	Clear all the error(s). The error(s) cannot be cleared independently

12. Register Map

12.1 Register Table

Table 12-1: List of Registers

Register Name	Address	Reset Value	Function
Whitening initial value MSB	0x06B8	0xX1	Initial value used for the whitening LFSR in FSK mode. The user should not change the value of the 7 MSB of this register Note: X is here an undefined value
Whitening initial value LSB	0x06B9	0x00	
CRC MSB Initial Value [0]	0x06BC	0x1D	Initial value used for the polynomial used to compute the CRC in FSK mode
CRC LSB Initial Value [1]	0x06BD	0x0F	
CRC MSB polynomial Value [0]	0x06BE	0x10	Polynomial used to compute the CRC in FSK mode
CRC LSB polynomial Value [1]	0x06BF	0x21	
SyncWord[0]	0x06C0	-	1st byte of the Sync Word in FSK mode
SyncWord[1]	0x06C1	-	2nd byte of the Sync Word in FSK mode
SyncWord[2]	0x06C2	-	3rd byte of the Sync Word in FSK mode
SyncWord[3]	0x06C3	-	4th byte of the Sync Word in FSK mode
SyncWord[4]	0x06C4	-	5th byte of the Sync Word in FSK mode
SyncWord[5]	0x06C5	-	6th byte of the Sync Word in FSK mode
SyncWord[6]	0x06C6	-	7th byte of the Sync Word in FSK mode
SyncWord[7]	0x06C7	-	8th byte of the Sync Word in FSK mode
Node Address	0x06CD	0x00	Node Address used in FSK mode
Broadcast Address	0x06CE	0x00	Broadcast Address used in FSK mode
LoRa Sync Word MSB	0x0740	0x14	Differentiate the LoRa® signal for Public or Private Network Set to 0x3444 for Public Network Set to 0x1424 for Private Network
LoRa Sync Word LSB	0x0741	0x24	
RandomNumberGen[0]	0x0819	-	Can be used to get a 32-bit random number
RandomNumberGen[1]	0x081A	-	
RandomNumberGen[2]	0x081B	-	
RandomNumberGen[3]	0x081C	-	
TxModulation	0x0889	0x01	Refer to Section 15 .
TxClampConfig	0x08D8	0xC8	Refer to Section 15 .

Table 12-1: List of Registers

Register Name	Address	Reset Value	Function
OCP Configuration	0x08E7	0x18	Set the Over Current Protection level. The value is changed internally depending on the device selected. Default value is 0x18 (60 mA)
XTA trim	0x0911	0x05	Value of the trimming cap on XTA pin This register should only be changed while the radio is in STDBY_XOSC mode.
XTB trim	0x0912	0x05	Value of the trimming cap on XTB pin This register should only be changed while the radio is in STDBY_XOSC mode.

13. Commands Interface

13.1 Operational Modes Functions

13.1.1 SetSleep

The command *SetSleep(...)* is used to set the device in SLEEP mode with the lowest current consumption possible. This command can be sent only while in STDBY mode (STDBY_RC or STDBY_XOSC). After the rising edge of NSS, all blocks are switched OFF except the backup regulator if needed and the blocks specified in the parameter *sleepConfig*.

Table 13-1: SetSleep SPI Transaction

Byte	0	1
Data from host	Opcode = 0x84	sleepConfig

The *sleepConfig* argument is defined in [Table 13-2](#).

Table 13-2: Sleep Mode Definition

SleepConfig[7:3]	SleepConfig [2]	SleepConfig [1]	SleepConfig [0]
RESERVED	0: cold start	0: RFU	0: RTC timeout disable
RESERVED	1: warm start (device configuration in retention) ¹	0: RFU	1: wake-up on RTC timeout (RC64k)

1. Note that only configuration for the activated modem before going to sleep is retained. Configuration of the other modems is lost and must be re-configured.

When entering SLEEP mode, the BUSY line is asserted high and stays high for the duration of the SLEEP period.

Once in SLEEP mode, it is possible to wake the device up from the host processor with a falling edge on the NSS line. The device can also wake up automatically based on a counter event driven by the RTC 64 kHz clock. If the RTC is used, a rising edge of NSS will still wake up the chip (the host keeps control of the chip).

By default, when entering into SLEEP mode, the chip configuration is lost. However, being able to store chip configuration to lower host interaction or during RxDutyCycle mode can be implemented using the register in retention mode during SLEEP state. This is available when the *SetSleep(...)* command is sent with *sleepConfig[2]* set to 1. Once the chip leaves SLEEP mode (by NSS or RTC event), the chip will first restore the registers with the value stored into the retention register.

Caution:

Once the command *SetSleep(...)* has been sent, the device will become unresponsive for around 500 μ s, time needed for the configuration saving process and proper switch off of the various blocks. The user must thus make sure the device will not be receiving SPI command during these 500 μ s to ensure proper operations of the device.

13.1.2 SetStandby

The command *SetStandby(...)* is used to set the device in a configuration mode which is at an intermediate level of consumption. In this mode, the chip is placed in halt mode waiting for instructions via SPI. This mode is dedicated to chip configuration using high level commands such as *SetPacketType(...)*.

By default, after battery insertion or reset operation (pin NRESET goes low), the chip will enter in STDBY_RC mode running with a 13 MHz RC clock.

Table 13-3: SetConfig SPI Transaction

Byte	0	1
Data from host	Opcode = 0x80	StdbyConfig

The *StdbyConfig* byte definition is as follows:

Table 13-4: STDBY Mode Configuration

StdbyConfig	Value	Description
STDBY_RC	0	Device running on RC13M , set STDBY_RC mode
STDBY_XOSC	1	Device running on XTAL 32MHz, set STDBY_XOSC mode

13.1.3 SetFs

The command *SetFs()* is used to set the device in the frequency synthesis mode where the PLL is locked to the carrier frequency. This mode is used for test purposes of the PLL and can be considered as an intermediate mode. It is automatically reached when going from STDBY_RC mode to TX mode.

Table 13-5: SetFs SPI Transaction

Byte	0
Data from host	Opcode = 0xC1

In FS mode, the PLL will be set to the frequency programmed by the function *SetRfFrequency(...)* which is the same used for TX operation.

13.1.4 SetTx

The command *SetTx()* sets the device in transmit mode.

Table 13-6: SetTx SPI Transaction

Byte	0	1-3
Data from host	Opcode = 0x83	timeout(23:0)

- Starting from STDBY_RC mode, the oscillator is switched ON followed by the PLL, then the PA is switched ON and the PA regulator starts ramping according to the ramping time defined by the command *SetTxParams(...)*
- When the ramping is completed the packet handler starts the packet transmission
- When the last bit of the packet has been sent, an IRQ TX_DONE is generated, the PA regulator is ramped down, the PA is switched OFF and the chip goes back to STDBY_RC mode
- A TIMEOUT IRQ is triggered if the TX_DONE IRQ is not generated within the given timeout period
- The chip goes back to STBY_RC mode after a TIMEOUT IRQ or a TX_DONE IRQ.

The timeout duration can be computed with the formula:

$$\text{Timeout duration} = \text{Timeout} * 15.625 \mu\text{s}$$

Timeout is a 23-bit parameter defining the number of step used during timeout as defined in the following table.

Table 13-7: SetTx Timeout Duration

Timeout(23:0)	Timeout Duration
0x000000	Timeout disable, Tx Single mode, the device will stay in TX Mode until the packet is transmitted and returns in STBY_RC mode upon completion.
Others	Timeout active, the device remains in TX mode, it returns automatically to STBY_RC mode on timer end-of-count or when a packet has been transmitted. The maximum timeout is then 262 s.

The value given for the timeout should be calculated for a given packet size, given modulation and packet parameters. The timeout behaves as a security in case of conflicting commands from the host controller.

The timeout in Tx mode can be used as a security to ensure that if for any reason the Tx is aborted or does not succeed (ie. the TxDone IRQ is never triggered), the TxTimeout will prevent the system from waiting for an unknown amount of time. Using the timeout while in Tx mode remove the need to use resources from the host MCU to perform the same task.

13.1.5 SetTxContinuousWave

SetTxContinuousWave() is a test command available for all packet types to generate a continuous wave (RF tone) at selected frequency and output power. The device stays in TX continuous wave until the host sends a mode configuration command.

Table 13-8: SetTxContinuousWave SPI Transaction

Byte	0
Data from host	Opcode = 0xD1

While this command has no real use case in real life, it can provide valuable help to the developer to check and monitor the performances of the radio while in Tx mode.

13.1.6 SetTxInfinitePreamble

SetTxInfinitePreamble() is a test command to generate an infinite sequence of alternating zeros and ones in FSK modulation. In LoRa®, the radio is only able to constantly modulate LoRa® preamble symbols. The device will remain in TX infinite preamble until the host sends a mode configuration command.

While this command has no real use case in real life, it can provide valuable help to the developer to check and monitor the performances of the radio while modulating in Tx mode.

Table 13-9: SendTxInfinitePreamble SPI Transaction

Byte	0
Data from host	Opcode = 0xD2

However, when using this function, it is impossible to define any data sent by the device. In LoRa® mode, the radio is only able to constantly modulate LoRa preamble symbols and, in FSK mode, the radio is only able to generate FSK preamble (0x55). Nevertheless, the end user will be able to easily monitor the spectral impact of its modulation parameters.

13.1.7 SetRegulatorMode

By default only the LDO is used. This is useful in low cost applications where the cost of the extra self needed for a DC-DC converter is prohibitive. Using only a linear regulator implies that the TX current is almost doubled. This function allows to specify if DC-DC or LDO is used for power regulation. The regulation mode is defined by parameter *regModeParam*.

Note:

This function is clearly related to the hardware implementation of the device. The user should always use this command while knowing what has been implemented at the hardware level.

Table 13-10: SetRegulatorMode SPI Transaction

Byte	0	1
Data from host	Opcode= 0x96	regModeParam 0: Only LDO used for all modes 1: DC_DC+LDO used for STBY_XOSC,FS and TX modes

13.1.8 Calibrate Function

At power up the radio performs calibration of RC64k, RC13M and PLL. It is however possible to launch a calibration of one or several blocks at any time starting in STDBY_RC mode. The calibrate function starts the calibration of a block defined by *calibParam*.

Table 13-11: Calibrate SPI Transaction

Byte	0	1
Data from host	Opcode = 0x89	calibParam

The total calibration time if all blocks are calibrated is 3.5 ms. The calibration must be launched in STDBY_RC mode and the BUSY pins will be high during the calibration process. A falling edge of BUSY indicates the end of the procedure.

Table 13-12: Calibration Setting

CalibParam	Calibration Setting
Bit 0	0: RC64k calibration disabled 1: RC64k calibration enabled
Bit 1	0: RC13M calibration disabled 1: RC13M calibration enabled
Bit 2	0: PLL calibration disabled 1: PLL calibration enabled
Bit 3	RFU
Bit 4	RFU
Bit 5	RFU
Bit 6	RFU
Bit 7	RFU

13.1.9 SetPaConfig

SetPaConfig is the command which is used to configure the PA.

Table 13-13: SetPaConfig SPI Transaction

Byte	0	1	2	3	4
Data from host	Opcode = 0x95	paDutyCycle	hpMax reserved and always 0x00	deviceSel reserved and always 0x01	paLut reserved and always 0x01

paDutyCycle controls the duty cycle (conduction angle) of the PA. The maximum output power, the power consumption, and the harmonics will drastically change with *paDutyCycle*. The values given across this datasheet are the recommended settings to achieve the best efficiency of the PA. Changing the *paDutyCycle* will affect the distribution of the power in the harmonics and should thus be selected to work in conjunction of a given matching network.

hpMax is reserved and has always the value 0x00.

deviceSel is reserved and has always the value 0x01.

paLut is reserved and has always the value 0x01.

13.1.9.1 PA Optimal Settings

PA optimal settings are used to maximize the PA efficiency when the requested output power is lower than the nominal +14/15 dBm. For example, the maximum output power in Japan is +10 dBm. Those optimal settings require a dedicated matching / PA load impedance and a specific tweaking of the PA settings, described in [Table 13-14: PA Operating Modes with Optimal Settings](#).

Table 13-14: PA Operating Modes with Optimal Settings

Mode	Output Power	paDutyCycle	hpMax	deviceSel	paLut	Value in SetTxParams ¹
SX1260	+15 dBm	0x06	0x00	0x01	0x01	+14 dBm
	+14 dBm	0x04	0x00	0x01	0x01	+14 dBm
	+10 dBm	0x01	0x00	0x01	0x01	+13 dBm

1. See [Section 13.4.4 "SetTxParams"](#) on page 65.

Note: These changes make the use of nominal power either sub-optimal or unachievable.

Caution!

The following restrictions must be observed to avoid voltage overstress on the PA, exceeding the maximum ratings may cause irreversible damage to the device:

- at synthesis frequency above 400 MHz, *paDutyCycle* should not be higher than 0x07
- at synthesis frequency below 400 MHz, *paDutyCycle* should not be higher than 0x04

13.1.10 SetTxFallbackMode

The command *SetTxFallbackMode* defines into which mode the chip goes after a successful transmission.

Table 13-15: SetTxFallbackMode SPI Transaction

Byte	0	1
Data from host	Opcode = 0x93	fallbackMode

The fallbackMode byte definition is given as follows:

Table 13-16: Fallback Mode Definition

Fallback Mode	Value	Description
FS	0x40	The radio goes into FS mode after Tx
STDBY_XOSC	0x30	The radio goes into STDBY_XOSC mode after Tx
STDBY_RC	0x20	The radio goes into STDBY_RC mode after Tx

By default, the radio will always return in STDBY_RC unless the configuration is changed by using this command. Changing the default mode from STDBY_RC to STDBY_XOSC or FS will only have an impact on the switching time of the radio.

13.2 Registers and Buffer Access

13.2.1 WriteRegister Function

The command *WriteRegister(...)* allows writing a block of bytes in a data memory space starting at a specific address. The address is auto incremented after each data byte so that data is stored in contiguous memory locations. The SPI data transfer is described in the following table.

Table 13-17: WriteRegister SPI Transaction

Byte	0	1	2	3	4	...	n
Data from host	Opcode = 0x0D	address[15:8]	address[7:0]	data@address	data@address+1	...	data@address+ (n-3)
Data to host	RFU	Status	Status	Status	Status	...	status

13.2.2 ReadRegister Function

The command *ReadRegister(...)* allows reading a block of data starting at a given address. The address is auto-incremented after each byte. The SPI data transfer is described in [Table 13-18](#). Note that the host has to send an **NOP** after sending the 2 bytes of address to start receiving data bytes on the next NOP sent.

Table 13-18: ReadRegister SPI Transaction

Byte	0	1	2	3	4	5	...	n
Data from host	Opcode = 0x1D	address[15:8]	address[7:0]	NOP	NOP	NOP	...	NOP
Data to host	RFU	Status	Status	Status	data@address	data@address+1	...	data@address+ (n-4)

13.2.3 WriteBuffer Function

This function is used to store data payload to be transmitted. The address is auto-incremented; when it exceeds the value of 255 it is wrapped back to 0 due to the circular nature of the data buffer. The address starts with an offset set as a parameter of the function. [Table 13-19](#) describes the SPI data transfer.

Table 13-19: WriteBuffer SPI Transaction

Byte	0	1	2	3	...	n
Data from host	Opcode = 0x0E	offset	data@offset	data@offset+1	...	data@offset+(n-2)
Data to host	RFU	Status	Status	Status	...	Status

13.3 DIO and IRQ Control Functions

13.3.1 SetDioIrqParams

This command is used to set the IRQ flag.

Table 13-20: SetDioIrqParams SPI Transaction

Byte	0	1-2	3-4	5-6	7-8
Data from host	SetDioIrqParams (0x08)	Irq Mask(15:0)	DIO1Mask(15:0)	DIO2Mask(15:0)	DIO3Mask(15:0)

13.3.2 IrqMask

The IrqMask masks or unmasks the IRQ which can be triggered by the device. By default, all IRQ are masked (all '0') and the user can enable them one by one (or several at a time) by setting the corresponding mask to '1'.

13.3.2.1 DioxMask

The interrupt causes a DIO to be set if the corresponding bit in DioxMask and the IrqMask are set. As an example, if bit 0 of IrqMask is set to 1 and bit 0 of DIO1Mask is set to 1 then, a rising edge of IRQ source TxDone will be logged in the IRQ register and will appear at the same time on DIO1.

One IRQ can be mapped to all DIOs, one DIO can be mapped to all IRQs (an OR operation is done) but some IRQ sources will be available only on certain modes of operation and frames.

In total there are 10 possible interrupt sources depending on the chosen frame and chip mode. Each one of them can be enabled or masked. In addition, every one of them can be mapped to DIO1, DIO2 or DIO3. Note that if DIO2 or DIO3 are used to control the RF Switch or the [TCXO](#), the IRQ will not be generated even if it is mapped to the pins.

Table 13-21: IRQ Registers

Bit	IRQ	Description	Modulation
0	TxDone	Packet transmission completed	All
9	Timeout	Tx timeout	All

A dedicated 10-bit register called IRQ_reg is used to log IRQ sources. Each position corresponds to one IRQ source as described in the table above. A set of user commands is used to configure IRQ mask, DIOs mapping and IRQ clearing as explained in the following chapters.

13.3.3 GetIrqStatus

This command returns the value of the IRQ register.

Table 13-22: GetIrqStatus SPI Transaction

Byte	0	1	2-3
Data from host	Opcode = 0x12	NOP	NOP
Data to host	RFU	Status	IrqStatus(15:0)

13.3.4 ClearIrqStatus

This command clears an IRQ flag in the IRQ register.

Table 13-23: ClearIrqStatus SPI Transaction

Byte	0	1-2
Data from host	Opcode = 0x02	ClearIrqParam(15:0)

This function clears an IRQ flag in the IRQ register by setting to 1 the bit of *ClearIrqParam* corresponding to the same position as the IRQ flag to be cleared. As an example, if bit 0 of *ClearIrqParam* is set to 1 then IRQ flag at bit 0 of IRQ register is cleared.

If a DIO is mapped to one single IRQ source, the DIO is cleared if the corresponding bit in the IRQ register is cleared. If DIO is set to 0 with several IRQ sources, then the DIO remains set to one until all bits mapped to the DIO in the IRQ register are cleared.

13.3.5 SetDIO3asTCXOctrl

This command is used to configure the chip for an external TCXO reference voltage controlled by DIO3.

Table 13-24: SetDIO3asTCXOctrl SPI Transaction

Byte	0	1	2-4
Data from host	Opcode = 0x97	tcxoVoltage	delay(23:0)

When this command is used, the device now controls the TCXO itself through DIO3. When needed (in mode STDBY_XOSC, FS and TX), the internal state machine will set DIO3 to a predefined output voltage (control through the parameter *tcxoVoltage*). Internally, the clock controller will wait for the 32 MHz to appear before releasing the internal state machine.

The time needed for the 32 MHz to appear and stabilize can be controlled through the parameter *delay*. If the 32 MHz from the TCXO is not detected internally at the end the *delay* period, the error XOSC_START_ERR will be flagged in the error controller.

The XOSC_START_ERR flag will be raised at POR or at wake-up from Sleep mode in a cold-start condition, when a TCXO is used. It is an expected behaviour since the chip is not yet aware of being clocked by a TCXO. The user should simply clear this flag with the *ClearDeviceErrors* command.

The *tcxoVoltage* byte definition is given in as follows:

Table 13-25: tcxoVoltage Configuration Definition

tcxoVoltage	Description
0x00	DIO3 outputs 1.6 V to supply the TCXO
0x01	DIO3 outputs 1.7 V to supply the TCXO
0x02	DIO3 outputs 1.8 V to supply the TCXO
0x03	DIO3 outputs 2.2 V to supply the TCXO
0x04	DIO3 outputs 2.4 V to supply the TCXO
0x05	DIO3 outputs 2.7 V to supply the TCXO
0x06	DIO3 outputs 3.0 V to supply the TCXO
0x07	DIO3 outputs 3.3 V to supply the TCXO

The power regulation for *tcxoVoltage* is configured to be 200 mV below the supply voltage. This means that even if *tcxoVoltage* is configured above the supply voltage, the supply voltage will be limited by: **VDDop > VTCXO + 200 mV**

The delay duration is defined by

$$\text{Delay duration} = \text{delay}(23:0) * 15.625 \mu s$$

Most TCXO will not be immediately ready at the desired frequency and will suffer from an initial setup time where the frequency is gently drifting toward the wanted frequency. This setup time is different from one TCXO to another and is also dependent on the TCXO manufacturer. To ensure this setup time does not have any effect on the modulation or packets, the delay value will internally gate the 32 MHz coming from the TCXO to give enough time for this initial drift to stabilize. At the end of the delay period, the internal block will stop gating the clock and the radio will carry on to the next step.

Note:

The user should take the delay period into account when going into Tx mode from STDBY_RC mode. Indeed, the time needed to switch modes will increase with the duration of *delay*. To avoid increasing the switching mode time, the user can first set the device in STDBY_XOSC which will switch on the TCXO and wait for the *delay* period. Then, the user can set the device into Tx mode without suffering from any delay additional to the internal processing.

13.4 RF Modulation and Packet-Related Functions

13.4.1 SetRfFrequency

The command *SetRfFrequency(...)* is used to set the frequency of the RF frequency mode.

Table 13-26: SetRfFrequency SPI Transaction

Byte	0	1-4
Data from host	Opcode = 0x86	RfFreq(31:0)

The **LSB** of Freq is equal to the **PLL** step which is:

$$RF_{frequency} = \frac{RfFreq * F_{XTAL}}{2^{25}}$$

SetRfFrequency(...) defines the chip frequency in FS and TX modes.

13.4.2 SetPacketType

The command *SetPacketType(...)* sets the SX1260 radio in **LoRa®** or in **FSK** mode. The command *SetPacketType(...)* must be the first of the radio configuration sequence. The parameter for this command is *PacketType*.

Table 13-27: SetPacketType SPI Transaction

Byte	0	1
Data from host	Opcode = 0x8A	PacketType

Table 13-28: PacketType Definition

PacketType	Value	Modem Mode of Operation
PACKET_TYPE_GFSK	0x00	GFSK packet type
PACKET_TYPE_LORA	0x01	LORA mode

Changing from one mode of operation to another is done using the command *SetPacketType(...)*. The parameters from the previous mode are not kept internally. The switch from one frame to another must be done in STDBY_RC mode.

13.4.3 GetPacketType

The command *GetPacketType()* returns the current operating packet type of the radio.

Table 13-29: GetPacketType SPI Transaction

Byte	0	1	2
Data from host	Opcode = 0x11	NOP	NOP
Data to host	RFU	Status	packetType

13.4.4 SetTxParams

This command sets the TX output power by using the parameter *power* and the TX ramping time by using the parameter *RampTime*. This command is available for all protocols selected.

Table 13-30: SetTxParams SPI Transaction

Byte	0	1	2
Data from host	Opcode = 0x8E	power	RampTime

The output power is defined as *power* in dBm in a range of - 17 (0xEF) to +14 (0x0E) dBm by step of 1 dB

The power ramp time is defined by the parameter *RampTime* as defined in the following table:

Table 13-31: RampTime Definition

RampTime	Value	RampTime (μs)
SET_RAMP_10U	0x00	10
SET_RAMP_20U	0x01	20
SET_RAMP_40U	0x02	40
SET_RAMP_80U	0x03	80
SET_RAMP_200U	0x04	200
SET_RAMP_800U	0x05	800
SET_RAMP_1700U	0x06	1700
SET_RAMP_3400U	0x07	3400

13.4.5 SetModulationParams

The command *SetModulationParams(...)* is used to configure the modulation parameters of the radio. Depending on the packet type selected prior to calling this function, the parameters will be interpreted differently by the chip.

Table 13-32: SetModulationParams SPI Transaction

Byte	0	1	2	3	4	5	6	7	8
Data from host for Modulation Params	Opcode 0x8B	Mod Param1	Mod Param2	Mod Param3	Mod Param4	RFU	Mod Param6	Mod Param7	Mod Param8

The meaning of the parameter depends on the selected protocol.

In **FSK** bitrate (BR) and Frequency Deviation (Fdev) are used for the transmission. The pulse represents the Gaussian filter used to filter the modulation stream on the transmitter side.

In **LoRa®** packet type, SF is the Spreading Factor used for the **LoRa®** modulation. SF is defined by the parameter *Param[1]*. BW corresponds to the bandwidth onto which the **LoRa®** signal is spread. BW in **LoRa®** is defined by the parameter *Param[2]*.

The **LoRa®** payload is fit with a forward error correcting mechanism which has several levels of encoding. The Coding Rate (CR) is defined by the parameter *Param[3]* in **LoRa®**.

The parameter *LdOpt* corresponds to the Low Data Rate Optimization (LDRO). This parameter is usually set when the **LoRa®** symbol time is equal or above 16.38 ms (typically for SF11 with BW125 and SF12 with BW125 and BW250). See [Section 6.1.1.4 "Low Data Rate Optimization" on page 30](#).

13.4.5.1 GFSK Modulation Parameters

The tables below provide more details on the GFSK modulation parameters:

Table 13-33: GFSK ModParam1, ModParam2 & ModParam3 - br

BR(23:0)	Description
0x000001 to 0xFFFFF	br = 32 * Fxtal / bit rate

The bit rate is entered with the parameter *br* which is related to the frequency of the main oscillator (32 MHz). The bit rate range is from 600 b/s up to 300 kb/s with a default value at 4.8 kb/s.

Table 13-34: GFSK ModParam4 - PulseShape

PulseShape	Description
0x00	No Filter applied
0x08	Gaussian BT 0.3
0x09	Gaussian BT 0.5
0x0A	Gaussian BT 0.7
0x0B	Gaussian BT 1

Table 13-35: GFSK ModParam6, ModParam7 & ModParam8 - Fdev

Fdev(23:0)	Description
0x000000 to 0xFFFFFFFF	Fdev = (Frequency Deviation * 2 ²⁵) / Fxtal

$$Frequencydeviation = \frac{F_{dev} * F_{XTAL}}{2^{25}}$$

13.4.5.2 LoRa® Modulation Parameters

The tables below provide more details on the LoRa® modulation parameters:

Table 13-36: LoRa® ModParam1 - SF

SF	Description
0x05	SF5
0x06	SF6
0x07	SF7
0x08	SF8
0x09	SF9
0x0A	SF10
0x0B	SF11
0x0C	SF12

Table 13-37: LoRa® ModParam2 - BW

BW	Description
0x00	LORA_BW_7 (7.81 kHz real)
0x08	LORA_BW_10 (10.42 kHz real)
0x01	LORA_BW_15 (15.63 kHz real)
0x09	LORA_BW_20 (20.83 kHz real)
0x02	LORA_BW_31 (31.25 kHz real)
0x0A	LORA_BW_41 (41.67 kHz real)
0x03	LORA_BW_62 (62.50 kHz real)
0x04	LORA_BW_125 (125 kHz real)

Table 13-37: LoRa® ModParam2 - BW

BW	Description
0x05	LORA_BW_250 (250 kHz real)
0x06	LORA_BW_500 (500 kHz real)

Table 13-38: LoRa® ModParam3 - CR

CR	Description
0x01	LORA_CR_4_5
0x02	LORA_CR_4_6
0x03	LORA_CR_4_7
0x04	LORA_CR_4_8

Table 13-39: LoRa® ModParam4 - LowDataRateOptimize

LowDataRateOptimize	Description
0x00	LowDataRateOptimize OFF
0x01	LowDataRateOptimize ON

13.4.6 SetPacketParams

This command is used to set the parameters of the packet handling block.

Table 13-40: SetPacketParams SPI Transaction

Byte	0	1	2	3	4	5	6	7	8	9
Data from host for packet type	Opcode = 0x8C	packet Param1	packet Param2	packet Param3	packet Param4	packet Param5	packet Param6	packet Param7	packet Param8	packet Param9

13.4.6.1 GFSK Packet Parameters

The tables below provide more details on the GFSK packets parameters:

Table 13-41: GFSK PacketParam1 & PacketParam2 - PreambleLength

PreambleLength (15:0)	Description
0x0001 to 0xFFFF	Transmitted preamble length: number of bits sent as preamble

The preamble length is a 16-bit value which represents the number of bytes which will be sent by the radio. Each preamble byte represents an alternate of 0 and 1 and each byte is coded as 0x55.

Table 13-42: GFSK PacketParam3 - PreambleDetectorLength

PreambleDetector	Description
0x00	Preamble detector length off
0x04	Preamble detector length 8 bits
0x05	Preamble detector length 16 bits
0x06	Preamble detector length 24 bits
0x07	Preamble detector length 32 bits

The preamble detector acts as a gate to the packet controller, when different from 0x00 (preamble detector length off).

Table 13-43: GFSK PacketParam4 - SyncWordLength

SyncWordLength	Description
0x00 to 0x40	Sync Word length in bits (going from 0 to 8 bytes)

The Sync Word is directly programmed into the device through simple register access. The table below provide the addresses to program the Sync Word value.

Table 13-44: Sync Word Programming

Sync Word	Register Address
Byte 0	0x06C0
Byte 1	0x06C1
Byte 2	0x06C2
Byte 3	0x06C3
Byte 4	0x06C4
Byte 5	0x06C5
Byte 6	0x06C6
Byte 7	0x06C7

Table 13-45: GFSK PacketParam5 - AddrComp

AddrComp	Description
0x00	Address Filtering Disable
0x01	Address Filtering activated on Node address
0x02	Address Filtering activated on Node and broadcast addresses

The node address and the broadcast address are directly programmed into the device through simple register access. The tables below provide the addresses to program the values.

Table 13-46: Node Address Programming

Register Address	Default value
NodeAddrReg 0x06CD	0x00

Table 13-47: Broadcast Address Programming

Register Address	Default value
BroadcastReg 0x06CE	0x00

Table 13-48: GFSK PacketParam6 - PacketType

PacketType	Description
0x00	The packet length is known on both sides, the size of the payload is not added to the packet
0x01	The packet is on variable size, the first byte of the payload will be the size of the packet

Table 13-49: GFSK PacketParam7 - PayloadLength

AddrComp	Description
0x00 to 0xFF	Size of the payload (in bytes) to transmit.

Table 13-50: GFSK PacketParam8 - CRCType

CRCType	Description
0x01	CRC_OFF (No CRC)
0x00	CRC_1_BYTE (CRC computed on 1 byte)
0x02	CRC_2_BYTE (CRC computed on 2 byte)
0x04	CRC_1_BYTE_INV (CRC computed on 1 byte and inverted)
0x06	CRC_2_BYTE_INV (CRC computed on 2 byte and inverted)

In the SX1260, the CRC can be fully configured and the polynomial used, as well as the initial values can be entered directly through register access.

Table 13-51: CRC Initial Value Programming

	Register Address	Default Value
CRC MSB Initial Value [15:8]	0x06BC	0x1D
CRC LSB Initial Value [7:0]	0x06BD	0x0F

Table 13-52: CRC Polynomial Programming

	Register Address	Default Value
CRC MSB polynomial value [15:8]	0x06BE	0x10
CRC LSB polynomial value [7:0]	0x06BF	0x21

Table 13-53: GFSK PacketParam9 - Whitening

AddrComp	Description
0x00	No encoding
0x01	Whitening enable

Table 13-54: Whitening Initial Value

Whitening initial value	Register Address	Default Value
Whitening initial value MSB	0x06B8	0x01
Whitening initial value LSB	0x06B9	0x00

13.4.6.2 LoRa® Packet Parameters

Table 13-55: LoRa® PacketParam1 & PacketParam2 - PreambleLength

PreambleLength (15:0)	Description
0x0001 to 0xFFFF	preamble length: number of symbols sent as preamble

The preamble length is a 16-bit value which represents the number of LoRa® symbols which will be sent by the radio.

Table 13-56: LoRa® PacketParam3 - HeaderType

HeaderType	Description
0x00	Variable length packet (explicit header)
0x01	Fixed length packet (implicit header)

When headerType is 0x00, the payload length, coding rate and the header CRC are added to the LoRa® header.

Table 13-57: LoRa® PacketParam4 - PayloadLength

Payloadlength	Description
0x00 to 0xFF	Size of the payload (in bytes) to transmit.

Table 13-58: LoRa® PacketParam5 - CRCType

CRCType	Description
0x00	CRC OFF
0x01	CRC ON

Table 13-59: LoRa® PacketParam6 - InvertIQ

AddrComp	Description
0x00	Standard IQ setup
0x01	Inverted IQ setup

13.4.7 SetBufferBaseAddress

This command sets the base addresses in the data buffer for the packet handing operation in TX mode.

Table 13-60: SetBufferBaseAddress SPI Transaction

Byte	0	1
Data from host	Opcode = 0x8F	TX base address

13.5 Communication Status Information

These commands return the information about the chip status. The returned parameters differ for the LoRa® protocol.

13.5.1 GetStatus

The host can retrieve chip status directly through the command *GetStatus()*: this command can be issued at any time and the device returns the status of the device. The command *GetStatus()* is not strictly necessary since device returns status information also on command bytes. The status byte returned is described in Table 13-61.

Table 13-61: Status Bytes Definition

7	6:4	3:1	0
Reserved	Chip mode	Command status	Reserved
-	0x0: Unused	0x0: Reserved	-
	RFU	RFU	
	0x2: STBY_RC	0x2: Data is available to host	
	0x3: STBY_XOSC	0x3: Command timeout ¹	
	0x4: FS	0x4: Command processing error ²	
	0x6: TX	0x6: Command TX done ³	

1. A transaction from host took too long to complete and triggered an internal watchdog. The watchdog mechanism can be disabled by host; it is meant to ensure all outcomes are flagged to the host MCU.
2. Processor was unable to process command either because of an invalid opcode or because an incorrect number of parameters has been provided.
3. The transmission of the current packet has terminated

The SPI transaction for the command *GetStatus()* is given in the following table.

Table 13-62: GetStatus SPI Transaction

Byte	0	1
Data from host	Opcode = 0xC0	NOP
Data to host	RFU	Status

13.6 Miscellaneous

13.6.1 GetDeviceErrors

This command returns possible error flags that could occur during different chip operation as described below.

Table 13-63: GetDeviceErrors SPI Transaction

Byte	0	1	2-3
Data from host	Opcode= 0x17	NOP	NOP
Data to host	RFU	Status	OpError(15:0)

The following table gives the meaning of each OpError.

Table 13-64: OpError Bits

OpError	0	1
bit 0	RC64K_CALIB_ERR	RC64k calibration failed
bit 1	RC13M_CALIB_ERR	RC13M calibration failed
bit 2	PLL_CALIB_ERR	PLL calibration failed
bit 3	RFU	RFU
bit 4	RFU	RFU
bit 5	XOSC_START_ERR	XOSC failed to start
bit 6	PLL_LOCK_ERR	PLL failed to lock
bit 7	RFU	RFU
bit 8	PA_RAMP_ERR	PA ramping failed
bit 15:9	RFU	RFU

13.6.2 ClearDeviceErrors

This command clears all the errors recorded in the device. The errors can not be cleared independently.

Table 13-65: ClearDeviceErrors SPI Transaction

Byte	0	1	2
Data from host	Opcode= 0x07	0x00	0x00
Data to host	RFU	Status	Status

14. Application

14.1 HOST API Basic Read Write Function

The communication with the SX1260 is organized around generic functions which allow the user to control the device behavior. Each function is based on an Operational Command (refer throughout this document as “Opcode”), which is then followed by a set of parameters. The SX1260 use the BUSY pin to indicate the status of the chip. In the following chapters, it is assumed that host micro-controller has an SPI and access to it via `spi.write(data)`. Data is an 8-bit word. The SPI chip select is defined by NSS, active low.

14.2 Circuit Configuration for Basic Tx Operation

This chapter describes the sequence of operations needed to send a frame starting from a power up.

After power up (battery insertion or hard reset) the chip runs automatically a calibration procedure and goes to STDBY_RC mode. This is indicated by a low state on BUSY pin. From this state the steps are:

1. If not in STDBY_RC mode, then go to this mode with the command *SetStandby(...)*
2. Define the protocol (LoRa® or FSK) with the command *SetPacketType(...)*
3. Define the RF frequency with the command *SetRfFrequency(...)*
4. Define the Power Amplifier configuration with the command *SetPaConfig(...)*
5. Define output power and ramping time with the command *SetTxParams(...)*
6. Define where the data payload will be stored with the command *SetBufferBaseAddress(...)*
7. Send the payload to the data buffer with the command *WriteBuffer(...)*
8. Define the modulation parameter according to the chosen protocol with the command *SetModulationParams(...)*¹
9. Define the frame format to be used with the command *SetPacketParams(...)*
10. Configure DIO and IRQ: use the command *SetDioIrqParams(...)* to select *TxDone IRQ* and map this IRQ to a DIO (DIO1, DIO2 or DIO3)
11. Define Sync Word value: use the command *WriteReg(...)* to write the value of the register via direct register access
12. Set the circuit in transmitter mode to start transmission with the command *SetTx()*. Use the parameter to enable *Timeout*
13. Wait for the IRQ *TxDone* or *Timeout*: once the packet has been sent the chip goes automatically to STDBY_RC mode
14. Clear the IRQ *TxDone* flag

14.3 Issuing Commands in the Right Order

Most commands can be sent in any order except for the radio configuration commands which will set the radio in the proper operating mode. Indeed, it is mandatory to set the radio protocol using the command *SetPacketType(...)* as a first step before issuing any other radio configuration commands. In a second step, the user should define the modulation parameter

1. Please see [Section 15.1](#)

according to the chosen protocol with the command *SetModulationParams(...)*. Finally, the user should then select the packet format with the command *SetPacketParams(...)*.

Note: if this order is not respected, the behavior of the device could be unexpected.

14.4 Application Schematic

14.4.1 Application Design of the SX1260




Figure 14-1: Application Schematic of the SX1260

Note:

The application schematic presented here is for information only.

Always refer to the latest reference designs posted on www.semtech.com.

15. Known Limitations

This section summarizes the known limitations of the SX1260 chip, and the related workarounds.

15.1 Modulation Quality with 500 kHz LoRa Bandwidth

15.1.1 Description

Some sensitivity degradation may be observed on any LoRa device, when receiving signals transmitted by the SX1260 with a LoRa® BW of 500 kHz.

15.1.2 Workaround

Before any packet transmission, bit #2 at address 0x0889 shall be set to:

- 0 if the LoRa® BW = 500 kHz
- 1 for any other LoRa® BW
- 1 for any (G)FSK configuration


The following pseudo-code can be used **before each packet transmission**, to properly configure the chip:

```
1  if (packetType == LORA) {  
2      if(loraBandwidth == BW500){  
3          value = ReadRegister@0x0889;  
4          value = value & 0xFB;  
5          WriteRegister(value)@0x0889;  
6      }  
7  }  
8  else {  
9      value = ReadRegister@0x0889;  
10     value = value | 0x04;  
11     WriteRegister(value)@0x0889;  
12 }
```

16. Packaging Information

16.1 Package Outline Drawing

The transmitter is delivered in a 4x4mm QFN package with 0.5 mm pitch:



- NOTES:
1. CONTROLLING DIMENSIONS ARE IN MILLIMETERS (ANGLES IN DEGREES).
 2. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

Figure 16-1: QFN 4x4 Package Outline Drawing

16.2 Package Marking




Marking for the 4 x 4mm MLPQ 24 Lead package:
1260 = Part Number (Example: 1260)
yyww = Date Code (1852)
xxxxx = Semtech Lot No. (Example: E9010)

Figure 16-2: SX1260 Marking

16.3 Land Pattern

The recommended land pattern is as follows:



- NOTES:
1. CONTROLLING DIMENSIONS ARE IN MILLIMETERS (ANGLES IN DEGREES).
 2. THIS LAND PATTERN IS FOR REFERENCE PURPOSE ONLY. CONSULT YOUR MANUFACTURING GROUP TO ENSURE YOUR COMPANY'S MANUFACTURING GUIDELINES ARE MET.
 3. THERMAL VIAS IN THE LAND PATTERN OF THE EXPOSED PAD SHALL BE CONNECTED TO A SYSTEM GROUND PLANE. FAILURE TO DO SO MAY COMPROMISE THE THERMAL AND/OR FUNCTIONAL PERFORMANCE OF THE DEVICE.
 4. SQUARE PACKAGE - DIMENSIONS APPLY IN BOTH " X " AND " Y " DIRECTIONS.

Figure 16-3: QFN 4x4mm Land Pattern

16.4 Reflow Profiles

Reflow process instructions are available from the Semtech website, at the following address:

http://www.semtech.com/quality/ir_reflow_profiles.html

The transmitter uses a QFN24 4x4 mm package, also named MLP package.

Glossary

List of Acronyms and their Meaning

Acronym	Meaning
ACR	Adjacent Channel Rejection
ADC	Analog-to-Digital Converter
API	Application Programming Interface
β	Modulation Index
BER	Bit Error Rate
BR	Bit Rate
BT	Bandwidth-Time bit period product
BW	BandWidth
CAD	Channel Activity Detection
CPOL	Clock Polarity
CPHA	Clock Phase
CR	Coding Rate
CRC	Cyclical Redundancy Check
CW	Continuous Wave
DC-DC	Direct Current to Direct Current Converter
DIO	Digital Input / Output
DSB	Double Side Band
ECO	Engineering Change Order
FDA	Frequency Deviation
FEC	Forward Error Correction
FIFO	First In First Out
FSK	Frequency Shift Keying
GFSK	Gaussian Frequency Shift Keying
GMSK	Gaussian Minimum Shift Keying
IF	Intermediate Frequencies
IRQ	Interrupt Request
ISM	Industrial, Scientific and Medical (radio spectrum)
LDO	Low-Dropout
LDRO	Low Data Rate Optimization

List of Acronyms and their Meaning

Acronym	Meaning
LFSR	Linear-Feedback Shift Register
LNA	Low-Noise Amplifier
LO	Local Oscillator
LoRa®	Long Range Communication <i>the LoRa® Mark is a registered trademark of the Semtech Corporation</i>
LSB	Least Significant Bit
MISO	Master Input Slave Output
MOSI	Master Output Slave Input
MSB	Most Significant Bit
MSK	Minimum-Shift Keying
NOP	No Operation (0x00)
NRZ	Non-Return-to-Zero
NSS	Slave Select active low
OCP	Over Current Protection
PA	Power Amplifier
PER	Packet Error Rate
PHY	Physical Layer
PID	Product Identification
PLL	Phase-Locked Loop
POR	Power On Reset
RC13M	13 MHz Resistance-Capacitance Oscillator
RC64k	64 kHz Resistance-Capacitance Oscillator
RFO	Radio Frequency Output
RFU	Reserved for Future Use
RTC	Real-Time Clock
SCK	Serial Clock
SF	Spreading Factor
SNR	Signal to Noise Ratio
SPI	Serial Peripheral Interface
STDBY	Standby
TCXO	Temperature-Compensated Crystal Oscillator
XOSC	Crystal Oscillator



Important Notice

Information relating to this product and the application or design described herein is believed to be reliable, however such information is provided as a guide only and Semtech assumes no liability for any errors in this document, or for the application or design described herein. Semtech reserves the right to make changes to the product or this document at any time without notice. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. Semtech warrants performance of its products to the specifications applicable at the time of sale, and all sales are made in accordance with Semtech's standard terms and conditions of sale.

SEMTECH PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS, OR IN NUCLEAR APPLICATIONS IN WHICH THE FAILURE COULD BE REASONABLY EXPECTED TO RESULT IN PERSONAL INJURY, LOSS OF LIFE OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. INCLUSION OF SEMTECH PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE UNDERTAKEN SOLELY AT THE CUSTOMER'S OWN RISK. Should a customer purchase or use Semtech products for any such unauthorized application, the customer shall indemnify and hold Semtech and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs damages and attorney fees which could arise.

The Semtech name and logo are registered trademarks of the Semtech Corporation. The LoRa® Mark is a registered trademark of the Semtech Corporation. All other trademarks and trade names mentioned may be marks and names of Semtech or their respective companies. Semtech reserves the right to make changes to, or discontinue any products described in this document without further notice. Semtech makes no warranty, representation or guarantee, express or implied, regarding the suitability of its products for any particular purpose. All rights reserved.

© Semtech 2019

Contact Information

Semtech Corporation
Wireless & Sensing Products
200 Flynn Road, Camarillo, CA 93012
Phone: (805) 498-2111, Fax: (805) 498-3804
www.semtech.com

MPN's affected
SX1261IMLTRT
SX1262IMLTRT
SX1268IMLTRT