Cypress Semiconductor Corporation, 198 Champion Court, San Jose, CA 95134. Tel: (408) 943-2600

PRODUCT INFORMATION NOTIFICATION

PIN: PIN192201 **Date:** May 30, 2019

Subject: Discontinuation of HOLD Pin Operation on FM25V20A Products

To: FUTURE ELECTRONICS
FUTURE ELE
pcn.system@futureelectronics.com

Change Type: Minor

Product Information:
This notification is to inform customers about a decision to remove the HOLD pin operation on Cypress FM25V20A products.

Cypress FM25V20A is a 2-Mbit nonvolatile memory employing an advanced high-reliability ferroelectric process (F-RAM). It supports 2.0V - 3.6V V_{DD} range and SPI interface up to a max frequency of 40MHz. It features a HOLD pin that can be used to interrupt a serial data communication operation without aborting it.

To comply with Cypress' corporate-wide SPI and Quad-SPI serial memory interface specification (refer to the attached datasheets of the recently released 4-Mbit SPI CY15x104QN product and the updated 2-Mbit SPI FM25V20A product), the HOLD pin functionality will not be supported in the FM25V20A SPI F-RAM products going forward. The intent behind this change is to ensure easy re-use of IP across products to achieve accelerated design cycles and common test programs. There is no change to Silicon or manufacturing sites.

In summary, we plan to remove the HOLD functionality going forward and designate the pin as Do Not Use (DNU).

The updated product datasheet is attached to this notification and can be downloaded from the Cypress Website (www.cypress.com).

Part Numbers Affected: 8
See the attached 'Affected Parts List' file for a list of all part numbers affected by this change. Note that any new parts that are introduced after the publication of this PIN will include all changes outlined in this PIN.

Approximate Implementation Date:
This change will be effective with the date of this notification. Revised datasheets are now live on www.cypress.com. Please visit the corresponding product page to download the latest copy.

Anticipated Impact:
If the HOLD functionality is used in the customer's configuration, the customer's application may be affected by this change.

Cypress recommends that customers take this opportunity to review these changes against current application notes, system design considerations and customer environment conditions to assess impact (if any) to their application.

Method of Identification:
Cypress maintains traceability of product to wafer level, including wafer fabrication location, through the lot number marked on the package.

Response Required:
No response is required.

For additional information regarding this change, contact your local sales representative or contact the PCN Administrator at pcn_adm@cypress.com.

Sincerely,

Cypress PCN Administration

Item	Marketing Part Number	Description
1	FM25V20A-DG	FM25V20A, 2-Mbit (256 K X 8) Serial (SPI) F-RAM
2	FM25V20A-DGQ	FM25V20A, 2-Mbit (256 K X 8) Serial (SPI) F-RAM with Extended Temperature
3	FM25V20A-DGQTR	FM25V20A, 2-Mbit (256 K X 8) Serial (SPI) F-RAM with Extended Temperature
4	FM25V20A-DGTR	FM25V20A, 2-Mbit (256 K X 8) Serial (SPI) F-RAM
5	FM25V20A-G	FM25V20A, 2-Mbit (256 K X 8) Serial (SPI) F-RAM
6	FM25V20A-GTR	FM25V20A, 2-Mbit (256 K X 8) Serial (SPI) F-RAM
	FM25V20A-PG	FM25V20A (PDIP), 2-Mbit (256 K X 8) Serial (SPI) F-RAM
8	FM25V20A-WAF	FM25V20A, 2-Mbit (256 K X 8) Serial (SPI) F-RAM

PRELIMINARY

CY15B104QN
CY15V104QN

Excelon™-LP 4-Mbit (512K × 8) Serial (SPI) F-RAM

Features

- 4-Mbit ferroelectric random access memory (F-RAM) logically organized as 512K × 8
  - Virtually unlimited endurance of 1000 trillion (10^{15}) read/write cycles
  - 151-year data retention (See Data Retention and Endurance on page 20)
  - NoDelay™ writes
  - Advanced high-reliability ferroelectric process
- Fast serial peripheral interface (SPI)
  - Up to 50 MHz frequency
  - Supports SPI mode 0 (0, 0) and mode 3 (1, 1)
- Sophisticated write protection scheme
  - Hardware protection using the Write Protect ($\overline{WP}$) pin
  - Software protection using Write Disable (WRDI) instruction
  - Software block protection for 1/4, 1/2, or entire array
- Device ID and Serial Number
  - Device ID contains manufacturer ID and product ID
  - Unique ID
  - Serial Number
- Dedicated 256-byte special sector F-RAM
  - Dedicated special sector write and read
  - Stored content can survive up to three standard reflow soldering cycles
- Low-power consumption
  - 2.4 mA (typ) active current at 40 MHz
  - 2.3 µA (typ) standby current
  - 0.70 µA (typ) Deep Power Down mode current
  - 0.1 µA (typ) Hibernate mode current
- Low-voltage operation
  - CY15V104QN: V_{DD} = 1.71 V to 1.89 V
  - CY15B104QN: V_{DD} = 1.8 V to 3.6 V
- Commercial and industrial operating temperature
  - Commercial operating temperature: 0 °C to +70 °C
  - Industrial operating temperature: –40 °C to +85 °C
- Packages
  - 8-pin Small Outline Integrated Circuit (SOIC) package
  - 8-pin Grid-Array Quad Flat No-Lead (GQFN) package
- Restriction of hazardous substances (RoHS) compliant

Functional Description

The Excelon-LP CY15X104QN is a low power, 4-Mbit nonvolatile memory employing an advanced ferroelectric process. A ferroelectric random access memory or F-RAM is nonvolatile and performs reads and writes similar to a RAM. It provides reliable data retention for 151 years while eliminating the complexities, overhead, and system-level reliability problems caused by serial flash, EEPROM, and other nonvolatile memories.

Unlike serial flash and EEPROM, the CY15X104QN performs write operations at bus speed. No write delays are incurred. Data is written to the memory array immediately after each byte is successfully transferred to the device. The next bus cycle can commence without the need for data polling. In addition, the product offers substantial write endurance compared to other nonvolatile memories. The CY15X104QN is capable of supporting 10^{15} read/write cycles, or 1000 million times more write cycles than EEPROM.

These capabilities make the CY15X104QN ideal for nonvolatile memory applications, requiring frequent or rapid writes. Examples range from data collection, where the number of write cycles may be critical, to demanding industrial controls where the long write time of serial flash or EEPROM can cause data loss.

The CY15X104QN provides substantial benefits to users of serial EEPROM or flash as a hardware drop-in replacement. The CY15X104QN uses the high-speed SPI bus, which enhances the high-speed write capability of F-RAM technology. The device incorporates a read-only Device ID and Unique ID features, which allow the host to determine the manufacturer, product density, product revision, and unique ID for each part. The device also provides a writable, 8-byte serial number registers, which can be used to identify a specific board or a system.

For a complete list of related resources, click here.

Logic Block Diagram



Contents

Pinouts

Figure 1. 8-pin GQFN Pinout



Figure 2. 8-pin SOIC Pinout



Pin Definitions

Pin Name	I/O Type	Description
$\overline{CS}$	Input	**Chip Select**. This active LOW input activates the device. When HIGH, the device enters low-power standby mode, ignores other inputs, and the output is tristated. When LOW, the device internally activates the SCK signal. A falling edge on $\overline{CS}$ must occur before every opcode.
SCK	Input	**Serial Clock**. All I/O activity is synchronized to the serial clock. Inputs are latched on the rising edge and outputs occur on the falling edge of the serial clock. The clock frequency may be any value between 0 MHz and 50 MHz and may be interrupted at any time due to its synchronous behavior.
SI[1]	Input	**Serial Input**. All data is input to the device on this pin. The pin is sampled on the rising edge of SCK and is ignored at other times. It should always be driven to a valid logic level to meet the power (I_{DD}) specifications.
SO[1]	Output	**Serial Output.** This is the data output pin. It is driven during a read and remains tristated at all other times. Data transitions are driven on the falling edge of the serial clock SCK.
$\overline{WP}$	Input	**Write Protect.** This Active LOW pin prevents write operation to the Status Register when WPEN bit in the Status Register is set to '1'. This is critical because other write protection features are controlled through the Status Register. A complete explanation of write protection is provided in Table 2 on page 10 and Table 5 on page 10. This pin has an internal weak pull-up resistor which keeps this pin HIGH if left floating (not connected on the board). This pin can also be tied to V_{DD} if not used.
DNU	Do Not Use	**Do Not Use.** Either leave this pin floating (not connected on the board) or tie to V_{DD}.
V_{SS}	Power supply	Ground for the device. Must be connected to the ground of the system.
V_{DD}	Power supply	Power supply input to the device.

Note
1. SI may be connected to SO for a single pin data interface.

Functional Overview

The CY15X104QN is a serial F-RAM memory. The memory array is logically organized as 524,288 × 8 bits and is accessed using an industry-standard serial peripheral interface (SPI) bus. The functional operation of the F-RAM is similar to serial flash and serial EEPROMs. The major difference between the CY15X104QN and a serial flash or EEPROM with the same pinout is the F-RAM's superior write performance, high endurance, and low power consumption.

Memory Architecture

When accessing the CY15X104QN, the user addresses 512K locations of eight data bits each. These eight data bits are shifted in or out serially. The addresses are accessed using the SPI protocol, which includes a chip select (to permit multiple devices on the bus), an opcode, and a three-byte address. The upper five bits of the address range are 'don't care' values. The complete address of 19 bits specifies each byte address uniquely.

Most functions of the CY15X104QN are either controlled by the SPI interface or handled by on-board circuitry. The access time for the memory operation is essentially zero, beyond the time needed for the serial protocol. That is, the memory is read or written at the speed of the SPI bus. Unlike a serial flash or EEPROM, it is not necessary to poll the device for a ready condition because writes occur at bus speed. By the time a new bus transaction can be shifted into the device, a write operation is complete. This is explained in more detail in the interface section.

Serial Peripheral Interface (SPI) Bus

The CY15X104QN is an SPI slave device and operates at speeds of up to 50 MHz. This high-speed serial bus provides high-performance serial communication to an SPI master. Many common microcontrollers have hardware SPI ports allowing a direct interface. It is simple to emulate the port using ordinary port pins for microcontrollers that do not have this feature. The CY15X104QN operates in SPI Modes 0 and 3.

SPI Overview

The SPI is a four-pin interface with Chip Select ($\overline{CS}$), Serial Input (SI), Serial Output (SO), and Serial Clock (SCK) pins.

The SPI is a synchronous serial interface, which uses clock and data pins for memory access and supports multiple devices on the data bus. A device on the SPI bus is activated using the $\overline{CS}$ pin.

The relationship between chip select, clock, and data is dictated by the SPI mode. This device supports SPI modes 0 and 3. In both of these modes, data is clocked into the F-RAM on the rising edge of SCK starting from the first rising edge after $\overline{CS}$ goes active.

The SPI protocol is controlled by opcodes. These opcodes specify the commands from the bus master to the slave device. After $\overline{CS}$ is activated, the first byte transferred from the bus master is the opcode. Following the opcode, any addresses and data are then transferred. The $\overline{CS}$ must go inactive after an operation is complete and before a new opcode can be issued.

Terms used in SPI Protocol

The commonly used terms in the SPI protocol are as follows:

SPI Master

The SPI master device controls the operations on the SPI bus. An SPI bus may have only one master with one or more slave devices. All the slaves share the same SPI bus lines and the master may select any of the slave devices using the $\overline{CS}$ pin. All of the operations must be initiated by the master activating a slave device by pulling the $\overline{CS}$ pin of the slave LOW. The master also generates the SCK and all the data transmission on SI and SO lines are synchronized with this clock.

SPI Slave

The SPI slave device is activated by the master through the Chip Select line. A slave device gets the SCK as an input from the SPI master and all the communication is synchronized with this clock. An SPI slave never initiates a communication on the SPI bus and acts only on the instruction from the master.

The CY15X104QN operates as an SPI slave and may share the SPI bus with other SPI slave devices.

Chip Select ($\overline{CS}$)

To select any slave device, the master needs to pull down the corresponding $\overline{CS}$ pin. Any instruction can be issued to a slave device only while the $\overline{CS}$ pin is LOW. When the device is not selected, data through the SI pin is ignored and the serial output pin (SO) remains in a high-impedance state.

Note: A new instruction must begin with the falling edge of $\overline{CS}$. Therefore, only one opcode can be issued for each active Chip Select cycle.

Serial Clock (SCK)

The serial clock is generated by the SPI master and the communication is synchronized with this clock after $\overline{CS}$ goes LOW.

The CY15X104QN supports SPI modes 0 and 3 for data communication. In both of these modes, the inputs are latched by the slave device on the rising edge of SCK and outputs are issued on the falling edge. Therefore, the first rising edge of SCK signifies the arrival of the first Most Significant Bit (MSb) of an SPI instruction on the SI pin. Further, all data inputs and outputs are synchronized with SCK.

Data Transmission (SI/SO)

The SPI data bus consists of two lines, SI and SO, for serial data communication. SI is also referred to as Master Out Slave In (MOSI) and SO is referred to as Master In Slave Out (MISO). The master issues instructions to the slave through the SI pin, while the slave responds through the SO pin. Multiple slave devices may share the SI and SO lines as described earlier.

The CY15X104QN has two separate pins for SI and SO, which can be connected with the master as shown in Figure 3. For a microcontroller that has no dedicated SPI bus, a general-purpose port may be used. To reduce hardware resources on the controller, it is possible to connect the two data pins (SI, SO) together and tie off (HIGH) the $\overline{WP}$ pin. Figure 4 shows such a configuration, which uses only three pins.

Figure 3. System Configuration with SPI Port



Figure 4. System Configuration without SPI Port



Most Significant Bit (MSb)

The SPI protocol requires that the first bit to be transmitted is the MSb. This is valid for both address and data transmission.

The 4-Mbit serial F-RAM requires a 3-byte address for any read or write operation. Because the address is only 19 bits, the first five bits, which are fed in are ignored by the device. Although these five bits are ‘don’t care’, Cypress recommends that these bits be set to 0s to enable seamless transition to higher memory densities.

Serial Opcode

After the slave device is selected with $\overline{CS}$ going LOW, the first byte received is treated as the opcode for the intended operation. CY15X104QN uses the standard opcodes for memory accesses.

Invalid Opcode

If an invalid opcode is received, the opcode is ignored and the device ignores any additional serial data on the SI pin until the next falling edge of $\overline{CS}$, and the SO pin remains tristated.

Status Register

CY15X104QN has an 8-bit Status Register. The bits in the Status Register are used to configure the device. These bits are described in Table 3 on page 10.

SPI Modes

CY15X104QN may be driven by a microcontroller with its SPI peripheral running in either of the following two modes:

- SPI Mode 0 (CPOL = 0, CPHA = 0)
- SPI Mode 3 (CPOL = 1, CPHA = 1)

For both these modes, the input data is latched in on the rising edge of SCK starting from the first rising edge after $\overline{CS}$ goes active. If the clock starts from a HIGH state (in mode 3), the first rising edge after the clock toggles is considered. The output data is available on the falling edge of SCK. The two SPI modes are shown in Figure 5 and Figure 6. The status of the clock when the bus master is not transferring data is:

- SCK remains at 0 for Mode 0
- SCK remains at 1 for Mode 3

The device detects the SPI mode from the status of the SCK pin when the device is selected by bringing the $\overline{CS}$ pin LOW. If the SCK pin is LOW when the device is selected, SPI Mode 0 is assumed and if the SCK pin is HIGH, it works in SPI Mode 3.

Figure 5. SPI Mode 0



Figure 6. SPI Mode 3



Power-Up to First Access

The CY15X104QN is not accessible for a t_{PU} time after power-up. Users must comply with the timing parameter, t_{PU}, which is the minimum time from V_{DD} (min) to the first $\overline{CS}$ LOW. Refer to Power Cycle Timing on page 23 for details.

Functional Description

Command Structure

There are 15 commands, called opcodes, that can be issued by the bus master to the CY15X104Q (see Table 1). These opcodes control the functions performed by the memory.

Table 1. Opcode Commands

Name	Description	Opcode		Max. Frequency (MHz)
		Hex	Binary	
Write Enable Control				
WREN	Set write enable latch	06h	0000 0110b	50
WRDI	Reset write enable latch	04h	0000 0100b	50
Register Access				
RDSR	Read Status Register	05h	0000 0101b	50
WRSR	Write Status Register	01h	0000 0001b	50
Memory Write				
WRITE	Write memory data	02h	0000 0010b	50
Memory Read				
READ	Read memory data	03h	0000 0011b	40
FSTRD	Fast read memory data	0Bh	0000 1011b	50
Special Sector Memory Access				
SSWR	Special Sector Write	42h	0100 0010b	50
SSRD	Special Sector Read	4Bh	0100 1011b	40
Identification and Serial Number				
RDID	Read device ID	9Fh	1001 1111b	50
RUID	Read Unique ID	4Ch	0100 1100b	50
WRSN	Write Serial Number	C2h	1100 0010b	50
RDSN	Read Serial Number	C3h	11000 011b	50
Low Power Mode Commands				
DPD	Enter Deep Power-Down	BAh	1011 1010b	50
HBN	Enter Hibernate Mode	B9h	1011 1001b	50
Reserved				
Reserved	Reserved	Unused opcodes are reserved for future use.		–

Write Enable Control Commands

Set Write Enable Latch (WREN, 06h)

The CY15X104QN will power up with writes disabled. The WREN command must be issued before any write operation. Sending the WREN opcode allows the user to issue subsequent opcodes for write operations. These include writing to the Status Register (WRSR), the memory (WRITE), Special Sector (SSWR), and Write Serial Number (WRSN).

Sending the WREN opcode causes the internal Write Enable Latch to be set. A flag bit in the Status Register, called WEL, indicates the state of the latch. WEL = '1' indicates that writes are permitted. Attempting to write the WEL bit in the Status Register has no effect on the state of this bit - only the WREN opcode can set this bit. The WEL bit will be automatically cleared on the rising edge of $\overline{CS}$ following a WRDI, a WRSR, a WRITE, a SSWR, or a WRSN operation. This prevents further writes to the Status Register or the F-RAM array without another WREN command. Figure 7 illustrates the WREN command bus configuration.

Figure 7. WREN Bus Configuration



Reset Write Enable Latch (WRDI, 04h)

The WRDI command disables all write activity by clearing the Write Enable Latch. Verify that the writes are disabled by reading the WEL bit in the Status Register and verify that WEL is equal to '0'. Figure 8 illustrates the WRDI command bus configuration.

Figure 8. WRDI Bus Configuration



Status Register and Write Protection

The write protection features of the CY15X104QN are multi-tiered and are enabled through the status register. The Status Register is organized as follows. (The default value shipped from the factory for WEL, BP0, BP1, bits 4–5, and WPEN is '0', and for bit 6 is '1').

Table 2. Status Register

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
WPEN (0)	X (1)	X (0)	X (0)	BP1 (0)	BP0 (0)	WEL (0)	X (0)

Table 3. Status Register Bit Definition

Bit	Definition	Description
Bit 0	Don't care	This bit is non-writable and always returns '0' upon read.
Bit 1 (WEL)	Write Enable	WEL indicates if the device is write enabled. This bit defaults to '0' (disabled) on power-up. WEL = 1 = Write enabled WEL = 0 = Write disabled
Bit 2 (BP0)	Block Protect bit '0'	Used for block protection. For details, see Table 4.
Bit 3 (BP1)	Block Protect bit '1'	Used for block protection. For details, see Table 4.
Bit 4–5	Don't care	These bits are non-writable and always return '0' upon read.
Bit 6	Don't care	This bit is non-writable and always returns '1' upon read.
Bit 7 (WPEN)	Write Protect Enable	Used to enable the function of Write Protect Pin ($\overline{WP}$). For details, see Table 5.

Bits 0 and 4–5 are fixed at '0' and bit 6 is fixed at '1'; none of these bits can be modified. Note that bit 0 ("Ready or Write in progress" bit in serial flash and EEPROM) is unnecessary, as the F-RAM writes in real-time and is never busy, so it reads out as a '0'. An exception to this is when the device is waking up either from Deep Power-Down Mode (DPD, BAh) or Hibernate Mode (HBN, B9h). The BP1 and BP0 control the software write-protection features and are nonvolatile bits. The WEL flag indicates the state of the Write Enable Latch. Attempting to directly write the WEL bit in the Status Register has no effect on its state. This bit is internally set and cleared via the WREN and WRDI commands, respectively.

BP1 and BP0 are memory block write protection bits. They specify portions of memory that are write-protected as shown in Table 4.

Table 4. Block Memory Write Protection

BP1	BP0	Protected Address Range
0	0	None
0	1	60000h to 7FFFFh (upper 1/4)
1	0	40000h to 7FFFFh (upper 1/2)
1	1	00000h to 7FFFFh (all)

The BP1 and BP0 bits and the Write Enable Latch are the only mechanisms that protect the memory from writes. The remaining write protection features protect inadvertent changes to the block protect bits.

The write protect enable bit (WPEN) in the Status Register controls the effect of the hardware write protect ($\overline{WP}$) pin. Refer to Figure 24 on page 22 for the $\overline{WP}$ pin timing diagram. When the WPEN bit is set to '0', the status of the $\overline{WP}$ pin is ignored. When the WPEN bit is set to '1', a LOW on the $\overline{WP}$ pin inhibits a write to the Status Register. Thus the Status Register is write-protected only when WPEN = '1' and $\overline{WP}$ = '0'. Table 5 summarizes the write protection conditions.

Table 5. Write Protection

WEL	WPEN	$\overline{WP}$	Protected Blocks	Unprotected Blocks	Status Register
0	X	X	Protected	Protected	Protected
1	0	X	Protected	Unprotected	Unprotected
1	1	0	Protected	Unprotected	Protected
1	1	1	Protected	Unprotected	Unprotected

Register Access Commands

Read Status Register (RDSR, 05h)

The RDSR command allows the bus master to verify the contents of the Status Register. Reading the status register provides information about the current state of the write-protection features. Following the RDSR opcode, the CY15X104QN will return one byte with the contents of the Status Register.

Figure 9. RDSR Bus Configuration



Write Status Register (WRSR, 01h)

The WRSR command allows the SPI bus master to write into the Status Register and change the write protect configuration by setting the WPEN, BP0, and BP1 bits as required. Before issuing a WRSR command, the $\overline{WP}$ pin must be HIGH or inactive. Note that on the CY15X104QN, $\overline{WP}$ only prevents writing to the Status Register, not the memory array. Before sending the WRSR command, the user must send a WREN command to enable writes. Executing a WRSR command is a write operation and therefore, clears the Write Enable Latch.

Figure 10. WRSR Bus Configuration (WREN not shown)



Memory Operation

The SPI interface, which is capable of a high clock frequency, highlights the fast write capability of the F-RAM technology. Unlike serial flash and EEPROMs, the CY15B104QN can perform sequential writes at bus speed. No page register is needed and any number of sequential writes may be performed.

Memory Write Operation Commands

Write Operation (WRITE, 02h)

All writes to the memory begin with a WREN opcode with $\overline{CS}$ being asserted and deasserted. The next opcode is WRITE. The WRITE opcode is followed by a three-byte address containing the 19-bit address (A18–A0) of the first data byte to be written into the memory. The upper five bits of the three-byte address are ignored. Subsequent bytes are data bytes, which are written sequentially. Addresses are incremented internally as long as the bus master continues to issue clocks and keeps $\overline{CS}$ LOW. If the last address of 7FFFFh is reached, the internal address counter will roll over to 00000h. Every data byte to be written is transmitted on SI in 8-clock cycles with MSb first and the LSb last. The rising edge of $\overline{CS}$ terminates a write operation. The CY15X104QN write operation is shown in Figure 11.

Notes

- When a burst write reaches a protected block address, the automatic address increment stops and all the subsequent data bytes received for write will be ignored by the device. EEPROMs use page buffers to increase their write throughput. This compensates for the technology's inherently slow write operations. F-RAM memories do not have page buffers because each byte is written to the F-RAM array immediately after it is clocked in (after the eighth clock). This allows any number of bytes to be written without page buffer delays.
- If power is lost in the middle of the write operation, only the last completed byte will be written.

Figure 11. Memory Write (WREN not shown) Operation



Memory Read Operation Commands

Read Operation (READ, 03h)

After the falling edge of $\overline{CS}$, the bus master can issue a READ opcode. Following the READ command is a three-byte address containing the 19-bit address (A18–A0) of the first byte of the read operation. The upper five bits of the address are ignored. After the opcode and address are issued, the device drives out the read data on the next eight clocks. The SI input is ignored during read data bytes. Subsequent bytes are data bytes, which are read out sequentially. Addresses are incremented internally as long as the bus master continues to issue clocks and $\overline{CS}$ is LOW. If the last address of 7FFFFh is reached, the internal address counter will roll over to 00000h. The device also provides a writable, 8-byte serial number registers, which can be used to identify a specific board or a system. The rising edge of $\overline{CS}$ terminates a read operation and tristates the SO pin. The CY15X104QN read operation is shown in Figure 12.

Figure 12. Memory Read Operation



Fast Read Operation (FAST_READ, 0Bh)

The CY15X104QN supports a FAST READ opcode (0Bh) that is provided for opcode compatibility with serial flash devices. The FAST READ opcode is followed by a three-byte address containing the 19-bit address (A18–A0) of the first byte of the read operation and then a dummy byte. The dummy byte inserts a read latency of 8-clock cycle. The fast read operation is otherwise the same as an ordinary read operation except that it requires an additional dummy byte. After receiving the opcode, address, and a dummy byte, the CY15X104QN starts driving its SO line with data bytes, with MSb first, and continues transmitting as long as the device is selected and the clock is available. In case of bulk read, the internal address counter is incremented automatically, and after the last address 7FFFFh is reached, the internal address counter rolls over to 00000h. When the device is driving data on its SO line, any transition on its SI line is ignored. The rising edge of CS terminates a fast read operation and tristates the SO pin. The CY15X104QN Fast Read operation is shown in Figure 13.

Figure 13. Fast Read Operation



Special Sector Memory Access Commands

Special Sector Write (SSWR, 42h)

All writes to the 256-byte special begin with a WREN opcode with CS being asserted and deasserted. The next opcode is SSWR. The SSWR opcode is followed by a three-byte address containing the 8-bit sector address (A7–A0) of the first data byte to be written into the special sector memory. The upper 16 bits of the three-byte address are ignored. Subsequent bytes are data bytes, which are written sequentially. Addresses are incremented internally as long as the bus master continues to issue clocks and keeps CS LOW. Once the internal address counter auto increments to XXXFFh, CS should toggle HIGH to terminate the ongoing SSWR operation. Every data byte to be written is transmitted on SI in 8-clock cycles with MSb first and the LSb last. The rising edge of CS terminates a write operation.

The CY15X104QN special sector write operation is shown in Figure 14.

Notes

- If power is lost in the middle of the write operation, only the last completed byte will be written.
- The special sector F-RAM memory guarantees to retain data integrity up to three cycles of standard reflow soldering.

Figure 14. Special Sector Write (WREN not shown) Operation



Special Sector Read (SSRD, 4Bh)

After the falling edge of $\overline{CS}$, the bus master can issue an SSRD opcode. Following the SSRD command is a three-byte address containing the 8-bit address (A7–A0) of the first byte of the special sector read operation. The upper 16 bits of the address are ignored. After the opcode and address are issued, the device drives out the read data on the next eight clocks. The SI input is ignored during read data bytes. Subsequent bytes are data bytes, which are read out sequentially. Addresses are incremented internally as long as the bus master continues to issue clocks and $\overline{CS}$ is LOW. Once the internal address counter auto increments to XXXFFh, $\overline{CS}$ should toggle HIGH to terminate the ongoing SSRD operation. Every read data byte on SO is driven in 8-clock cycles with MSb first and the LSb last. The rising edge of $\overline{CS}$ terminates a special sector read operation and tristates the SO pin. The CY15X104QN special sector read operation is shown in Figure 15.

Note The special sector F-RAM memory guarantees to retain data integrity up to three cycles of standard reflow soldering.

Figure 15. Special Sector Read Operation



Identification and Serial Number Commands

Read Device ID (RDID, 9Fh)

The CY15X104QN device can be interrogated for its manufacturer, product identification, and die revision. The RDID opcode 9Fh allows the user to read the 9-byte manufacturer ID and product ID, both of which are read-only bytes. The JEDEC-assigned manufacturer ID places the Cypress (Ramtron) identifier in bank 7; therefore, there are six bytes of the continuation code 7Fh followed by the single byte C2h. There are two bytes of product ID, which includes a family code, a density code, a sub code, and the product revision code. Table 6 shows 9-Byte Device ID field description. Refer to Ordering Information on page 24 for 9-Byte device ID of an individual part. The CY15X104Q read device ID operation is shown in Figure 16.

Note The least significant data byte (Byte 0) shifts out first and the most significant data byte (Byte 8) shifts out last.

Table 6. 9-Byte Device ID

Device ID Field Description							
Manufacturer ID [71:16]	**Family [15:13]**	**Density [12:9]**	**Inrush [8]**	**Sub Type [7:5]**	**Revision [4:3]**	**Voltage [2]**	**Frequency [1:0]**
56-bit	3-bit	4-bit	1-bit	3-bit	2-bit	1-bit	2-bit

Figure 16. Read Device ID



Read Unique ID (RUID, 4Ch)

The CY15X102QN device can be interrogated for unique ID which is a factory programmed, 64-bit number unique to each device. The RUID opcode, 4Ch allows to read the 8-byte, read only unique ID. The CY15X102QN read unique ID operation is shown in Figure 17.

Notes

- The least significant data byte (Byte 0) shifts out first and the most significant data byte (Byte 7) shifts out last.
- The unique ID registers are guaranteed to retain data integrity of up to three cycles of the standard reflow soldering.

Figure 17. Read Unique ID



Write Serial Number (WRSN, C2h)

The serial number is an 8-byte one-time programmable memory space provided to the user to uniquely identify a PC board or a system. A serial number typically consists of a two-byte Customer ID, followed by five bytes of a unique serial number and one byte of CRC check. However, the end application can define its own format for the 8-byte serial number. All writes to the Serial Number Register begin with a WREN opcode with CS being asserted and deasserted. The next opcode is WRSN. The WRSN instruction can be used in burst mode to write all the 8 bytes of serial number. After the last byte of the serial number is shifted in, CS must be driven high to complete the WRSN operation. The CY15X104QN write serial number operation is shown in Figure 18.

Note: The CRC checksum is not calculated by the device. The system firmware must calculate the CRC checksum on the 7-byte content and append the checksum to the 7-byte user-defined serial number before programming the 8-byte serial number into the serial number register. The factory default value for the 8-byte Serial Number is ‘0000000000000000h’.

Table 7. 8-Byte Serial Number

16-bit Customer Identifier		40-bit Unique Number					8-bit CRC
SN[63:56]	SN[55:48]	SN[47:40]	SN[39:32]	SN[31:24]	SN[23:16]	SN[15:8]	SN[7:0]

Figure 18. Write Serial Number (WREN not shown) Operation



Read Serial Number (RDSN, C3h)

The CY15X104QN device incorporates an 8-byte serial space provided to the user to uniquely identify the device. The serial number is read using the RDSN instruction. A serial number read may be performed in burst mode to read all the eight bytes at once. After the last byte of the serial number is read, the device loops back to the first byte of the serial number. An RDSN instruction can be issued by shifting the opcode for RDSN after $\overline{CS}$ goes LOW. The CY15X104QN read serial number operation is shown in Figure 19.

Note The least significant data byte (Byte 0) shifts out first and the most significant data byte (Byte 7) shifts out last.

Figure 19. Read Serial Number Operation



Low Power Mode Commands

Deep Power-Down Mode (DPD, BAh)

A power-saving Deep Power-Down mode is implemented on the CY15X104QN device. The device enters the Deep Power-Down mode after t_{ENTDPD} time after the DPD opcode BAh is clocked in and a rising edge of $\overline{CS}$ is applied. When in Deep Power-Down mode, the SCK and SI pins are ignored and SO will be Hi-Z, but the device continues to monitor the $\overline{CS}$ pin.

A $\overline{CS}$ pulse-width of t_{CSDPD} exits the DPD mode after t_{EXTDPD} time. The $\overline{CS}$ pulse-width can be generated either by sending a dummy command cycle or toggling $\overline{CS}$ alone while SCK and I/Os are don't care. The I/Os remain in hi-Z state during the wakeup from deep power-down. Refer to Figure 20 for DPD entry and Figure 21 for DPD exit timing.

Figure 20. DPD Entry Timing



Figure 21. DPD Exit Timing



Hibernate Mode (HBN, B9h)

A lowest power Hibernate mode is implemented on the CY15X104QN device. The device enters Hibernate mode after t_{ENTHIB} time after the HBN opcode B9h is clocked in and a rising edge of $\overline{CS}$ is applied. When in Hibernate mode, the SCK and SI pins are ignored and SO will be Hi-Z, but the device continues to monitor the $\overline{CS}$ pin. On the next falling edge of $\overline{CS}$, the device will return to normal operation within t_{EXTHIB} time. The SO pin remains in a Hi-Z state during the wakeup from hibernate period. The device does not necessarily respond to an opcode within the wakeup period. To exit the Hibernate mode, the controller may send a “dummy” read, for example, and wait for the remaining t_{EXTHIB} time.

Figure 22. Hibernate Mode Operation



Endurance

The CY15X104QN devices are capable of being accessed at least 10^{15} times, reads or writes.

An F-RAM memory operates with a read and restore mechanism. Therefore, an endurance cycle is applied on a row basis for each access (read or write) to the memory array. The F-RAM architecture is based on an array of rows and columns of 32K rows of 64-bit each. The entire row is internally accessed once, whether a single byte or all eight bytes are read or written. Each byte in the row is counted only once in an endurance calculation. Table 8 shows endurance calculations for a 64-byte repeating loop, which includes an opcode, a starting address, and a sequential 64-byte data stream. This causes each byte to experience one endurance cycle through the loop.

F-RAM read and write endurance is virtually unlimited at a 50-MHz clock rate.

Table 8. Time to Reach Endurance Limit for Repeating 64-byte Loop

SCK Freq (MHz)	Endurance Cycles/sec	Endurance Cycles/year	Years to Reach 10^{15} Limit
50	91,900	2.90×10^{12}	345
40	73,040	2.30×10^{12}	432
20	36,520	1.16×10^{12}	864
10	18,380	5.79×10^{11}	1727
5	9,190	2.90×10^{11}	3454

Maximum Ratings

Exceeding the maximum ratings may impair the useful life of the device. User guidelines are not tested.

Storage temperature ..... –65 °C to +125 °C

Maximum accumulated storage time
At 125 °C ambient temperature ..... 1000 h
At 85 °C ambient temperature ..... 10 Years

Maximum junction temperature..... 125 °C

Supply voltage on V_{DD} relative to V_{SS}:
CY15V104QN: ..... –0.5 V to +2.4 V
CY15B104QN: ..... –0.5 V to +4.1 V

Input voltage ..... $V_{IN} \le V_{DD}$ + 0.5 V

DC voltage applied to outputs
in High-Z state ..... –0.5 V to V_{DD} + 0.5 V

Transient voltage (< 20 ns)
on any pin to ground potential ..... –2.0 V to V_{DD} + 2.0 V

Package power dissipation capability
(T_A = 25 °C) ..... 1.0 W

Surface mount lead soldering temperature
(3 seconds) ..... +260 °C

DC output current
(1 output at a time, 1s duration) ..... 15 mA

Electrostatic discharge voltage
Human Body Model
(JEDEC Std JESD22-A114-B) ..... 2 kV
Charged Device Model
(JEDEC Std JESD22-C101-A) ..... 500 V

Latch-up current ..... >140 mA

Operating Range

Device	Range	Ambient Temperature	V_{DD}
CY15V104QN	Commercial	0 °C to +70 °C	1.71 V to 1.89 V
CY15B104QN			1.8 V to 3.6 V
CY15V104QN	Industrial	–40 °C to +85 °C	1.71 V to 1.89 V
CY15B104QN			1.8 V to 3.6 V

DC Electrical Characteristics

Over the Operating Range

Parameter	Description	Test Conditions		Temperature	Min	Typ [2, 3]	Max	Unit
V_{DD}	Power supply	CY15V104QN		–	1.71	1.80	1.89	V
		CY15B104QN		–	1.80	3.30	3.60	
I_{DD}	V_{DD} supply current	V_{DD} = 1.71 V to 1.89 V; SCK toggling between V_{DD} – 0.2 V and V_{SS}, other inputs V_{SS} or V_{DD} – 0.2 V. SO = Open; CY15V104QN-20S/LP parts	f_{SCK} = 1 MHz	Commercial	–	0.2	0.35	mA
			f_{SCK} = 20 MHz		–	1.2	1.4	
			f_{SCK} = 1 MHz	Industrial	–	0.2	0.4	
			f_{SCK} = 20 MHz		–	1.2	1.5	
		V_{DD} = 1.8 V to 3.6 V; SCK toggling between V_{DD} – 0.2 V and V_{SS}, other inputs V_{SS} or V_{DD} – 0.2 V. SO = Open; CY15B104QN-20S/LP parts	f_{SCK} = 1 MHz	Commercial	–	0.3	0.45	
			f_{SCK} = 20 MHz		–	1.3	1.5	
			f_{SCK} = 1 MHz	Industrial	–	0.3	0.6	
			f_{SCK} = 20 MHz		–	1.3	1.6	
		V_{DD} = 1.71 V to 1.89 V; SCK toggling between V_{DD} – 0.2 V and V_{SS}, other inputs V_{SS} or V_{DD} – 0.2 V. SO = Open; CY15V104QN-50S/LP parts	f_{SCK} = 40 MHz	Industrial	–	2.4	3	
			f_{SCK} = 50 MHz		–	3	3.7	
		V_{DD} = 1.8 V to 3.6 V; SCK toggling between V_{DD} – 0.2 V and V_{SS}, other inputs V_{SS} or V_{DD} – 0.2 V. SO = Open; CY15B104QN-50S/LP parts	f_{SCK} = 40 MHz	Industrial	–	2.4	3	
			f_{SCK} = 50 MHz		–	3	3.7	

Notes
2. Typical values are at 25 °C, V_{DD} = V_{DD} (typ).
3. This parameter is guaranteed by characterization; not tested in production.

DC Electrical Characteristics (continued)

Over the Operating Range

Parameter	Description	Test Conditions		Temperature	Min	Typ [2, 3]	Max	Unit
I_{SB}	V_{DD} standby current	V_{DD} = 1.71 V to 1.89 V; $\overline{CS}$ = V_{DD}. All other inputs V_{SS} or V_{DD}	T_A = 25 °C	–	–	2.3	–	µA
			T_A = 70 °C				30	
			T_A = 85 °C				65	
		V_{DD} = 1.8 V to 3.6 V; $\overline{CS}$ = V_{DD}. All other inputs V_{SS} or V_{DD}	T_A = 25 °C		–	2.6	–	
			T_A = 70 °C				31	
			T_A = 85 °C				70	
I_{DPD}	Deep power down current	V_{DD} = 1.71 V to 1.89 V; $\overline{CS}$ = V_{DD}. All other inputs V_{SS} or V_{DD}	T_A = 25 °C	–	–	0.7	–	µA
			T_A = 70 °C				7	
			T_A = 85 °C				15	
		V_{DD} = 1.8 V to 3.6 V; $\overline{CS}$ = V_{DD}. All other inputs V_{SS} or V_{DD}	T_A = 25 °C		–	0.8	–	
			T_A = 70 °C				8	
			T_A = 85 °C				16	
I_{HBN}	Hibernate mode current	V_{DD} = 1.71 V to 1.89 V; $\overline{CS}$ = V_{DD}. All other inputs V_{SS} or V_{DD}.	T_A = 25 °C	–	–	0.1	–	µA
			T_A = 70 °C				0.4	
			T_A = 85 °C				0.9	
		V_{DD} = 1.8 V to 3.6 V; $\overline{CS}$ = V_{DD}. All other inputs V_{SS} or V_{DD}.	T_A = 25 °C		–	0.1	–	
			T_A = 70 °C				0.75	
			T_A = 85 °C				1.6	
I_{LI}	Input leakage current on I/O pins except WP pin	V_{SS} < V_{IN} < V_{DD}		–	–1	–	1	µA
	Input leakage current on WP pin				–100	–	1	
I_{LO}	Output leakage current	V_{SS} < V_{OUT} < V_{DD}		–	–1	–	1	µA
V_{IH}	Input HIGH voltage	–		–	0.7 × V_{DD}	–	V_{DD} + 0.3	V
V_{IL}	Input LOW voltage	–		–	–0.3	–	0.3 × V_{DD}	
V_{OH1}	Output HIGH voltage	I_{OH} = –1 mA, V_{DD} = 2.7 V		–	2.40	–	–	
V_{OH2}	Output HIGH voltage	I_{OH} = –100 µA		–	V_{DD} – 0.2	–	–	
V_{OL1}	Output LOW voltage	I_{OL} = 2 mA, V_{DD} = 2.7 V		–	–	–	0.40	
V_{OL2}	Output LOW voltage	I_{OL} = 150 µA		–	–	–	0.20	

Data Retention and Endurance

Parameter	Description	Test condition	Min	Max	Unit
T_{DR}	Data retention	T_A = 85 °C	10	–	Years
		T_A = 70 °C	141	–	
		T_A = 60 °C	151	–	
		T_A = 50 °C	160	–	
NV_C	Endurance	Over operating temperature	10^{15}	–	Cycles

Capacitance

For all packages.

Parameter[4]	Description	Test Conditions	Max	Unit
C_O	Output pin capacitance (SO)	T_A = 25 °C, f = 1 MHz, V_{DD} = V_{DD} (typ)	8	pF
C_I	Input pin capacitance		6	pF

Thermal Resistance

Parameter[4]	Description	Test Conditions	8-pin SOIC Package	8-pin GQFN Package	Unit
Θ_{JA}	Thermal resistance (junction to ambient)	Test conditions follow standard test methods and procedures for measuring thermal impedance, per EIA/JESD51.	88.6	118	°C/W
Θ_{JC}	Thermal resistance (junction to case)		56	60	°C/W

AC Test Conditions

Input pulse levels ..... 10% and 90% of V_{DD}
Input rise and fall times ..... 3 ns
Input and output timing reference levels ..... 0.5 × V_{DD}
Output load capacitance ..... 30 pF

Note
4. This parameter is guaranteed by characterization; not tested in production.

AC Switching Characteristics

Over the Operating Range

Parameters[5]		Description	20 MHz		40 MHz		50 MHz		Unit
Cypress Parameter	Alt. Parameter		Min	Max	Min	Max	Min	Max	
f_{SCK}	–	SCK clock frequency	0	20	0	40	0	50	MHz
t_{CH}	–	Clock HIGH time	22	–	11	–	9	–	ns
t_{CL}	–	Clock LOW time	22	–	11	–	9	–	ns
t_{CSS}	t_{CSU}	Chip select setup	10	–	5	–	5	–	ns
t_{CSH}	t_{CSH}	Chip select hold - SPI mode 0	10	–	5	–	5	–	ns
t_{CSH1}	–	Chip select hold - SPI mode 3	10	–	10	–	10	–	ns
t_{HZCS}	t_{OD}[6, 7]	Output disable time	–	20	–	12	–	10	ns
t_{CO}	t_{ODV}	Output data valid time	–	20	–	9	–	8	ns
t_{OH}	–	Output hold time	1	–	1	–	1	–	ns
t_{CS}	t_{D}	Deselect time	60	–	40	–	40	–	ns
t_{SD}	t_{SU}	Data setup time	5	–	5	–	5	–	ns
t_{HD}	t_{H}	Data hold time	5	–	5	–	5	–	ns
t_{WPS}	t_{WHSL}	$\overline{WP}$ setup time (w.r.t $\overline{CS}$)	20	–	20	–	20	–	ns
t_{WPH}	t_{SHWL}	$\overline{WP}$ hold time (w.r.t $\overline{CS}$)	20	–	20	–	20	–	ns

Notes
5. Test conditions assume a signal transition time of 3 ns or less, timing reference levels of 0.5 × V_{DD}, input pulse levels of 10% to 90% of V_{DD}, and output loading of the specified I_{OL}/I_{OH} and 30-pF load capacitance shown in AC Test Conditions on page 20.
6. t_{HZCS} is specified with a load capacitance of 5 pF. Transition is measured when the output enters a high-impedance state.
7. This parameter is guaranteed by characterization; not tested in production.

Figure 23. Synchronous Data Timing (Mode0 and Mode 3)



Figure 24. Write Protect Timing During Write Status Register (WRSR) Operation



Power Cycle Timing

Over the Operating Range

Parameter[8]		Description	Min	Max	Unit
Cypress Parameter	Alt. Parameter				
t_{PU}		Power-up $V_{DD(min)}$ to first access ($\overline{CS}$ LOW)	450	–	µs
t_{VR}[9]		V_{DD} power-up ramp rate	50	–	µs/V
t_{VF}[9]		V_{DD} power-down ramp rate	100	–	
t_{ENTDPD}[10]	t_{PD}	$\overline{CS}$ high to enter deep-power-down	–	3	µs
t_{CSDPD}[10]		$\overline{CS}$ pulse width to wake up from deep power-down mode	0.015	$4 \times 1/f_{SCK}$	
t_{EXTDPD}[10]	t_{RPD}	$\overline{CS}$ low to exit deep-power-down ($\overline{CS}$ low to ready for access)	–	10	
t_{ENTHIB}[11]		$\overline{CS}$ high to enter hibernate	–	3	
t_{EXTHIB}[11]	t_{REC}	$\overline{CS}$ low to exit hibernate ($\overline{CS}$ low to ready for access)	–	450	

Figure 25. Power Cycle Timing



Notes
8. Test conditions assume a signal transition time of 3 ns or less, timing reference levels of 0.5 × V_{DD}, input pulse levels of 10% to 90% of V_{DD}, and output loading of the specified I_{OL}/I_{OH} and 30-pF load capacitance shown in AC Test Conditions on page 20.
9. Slope measured at any point on the V_{DD} waveform.
10. Guaranteed by design. Refer to Figure 20 on page 16 for Deep Sleep mode recovery timing.
11. Guaranteed by design. Refer to Figure 22 on page 17 for Hibernate mode recovery timing.

Ordering Information

Ordering Code	Device ID	Package Diagram	Package Type	Operating Range
CY15B104QN-20LPXCES	7F7F7F7F7F7FC22CA1	002-18131	8-pin GQFN	Commercial
CY15B104QN-50SXIES	7F7F7F7F7F7FC22C00	001-85261	8-pin SOIC (EIAJ)	Industrial

All these parts are Pb-free. Contact your local Cypress sales representative for availability of these parts.

Ordering Code Definitions



Package Diagrams

Figure 26. 8-pin GQFN (3.23 × 3.28 × 0.55 mm) Package Outline, 002-18131



SYMBOL	DIMENSIONS		
	MIN.	NOM.	MAX.
e		0.65 BSC	
N		8	
L	0.30	0.40	0.50
L1	0.35	0.45	0.55
b	0.25	0.30	0.35
D	3.18	3.23	3.28
E	3.23	3.28	3.33
A	0.45	0.50	0.55
A1	0.00	-	0.05

NOTES:

1. ALL DIMENSIONS ARE IN MILLIMETERS.

002-18131 *C

Package Diagrams (continued)

Figure 27. 8-pin SOIC (208 Mils) Package Outline, 001-85261



Acronyms

Table 9. Acronyms Used in this Document

Acronym	Description
CPHA	Clock Phase
CPOL	Clock Polarity
EEPROM	Electrically Erasable Programmable Read-Only Memory
EIA	Electronic Industries Alliance
F-RAM	Ferroelectric Random Access Memory
I/O	Input/Output
JEDEC	Joint Electron Devices Engineering Council
JESD	JEDEC standards
LSb	Least Significant Bit
MSb	Most Significant Bit
RoHS	Restriction of Hazardous Substances
SPI	Serial Peripheral Interface
SOIC	Small Outline Integrated Circuit
GQFN	Grid Array Flat No-lead

Document Conventions

Units of Measure

Table 10. Units of Measure

Symbol	Unit of Measure
°C	degree Celsius
Hz	hertz
kHz	kilohertz
kΩ	kilohm
Mbit	megabit
MHz	megahertz
µA	microampere
µF	microfarad
µs	microsecond
mA	milliampere
ms	millisecond
ns	nanosecond
W	ohm
%	percent
pF	picofarad
V	volt
W	watt

Document History Page

Document Title: CY15B104QN/CY15V104QN, Excelon™-LP 4-Mbit (512K × 8) Serial (SPI) F-RAM Document Number: 002-19436				
Rev.	**ECN No.**	**Orig. of Change**	**Submission Date**	**Description of Change**
**	5718604	ZSK	05/04/2017	New data sheet.
*A	5783777	ZSK	06/23/2017	Updated Document Title to read as “CY15B104QN/CY15V104QN, 4-Mbit (512K × 8) Serial (SPI) F-RAM”. Changed status from Advance to Preliminary. Replaced CY15B104Q with CY15B104QN in all instances across the document. Replaced CY15V104Q with CY15V104QN in all instances across the document. Replaced CY15X104Q with CY15X104QN in all instances across the document. Updated Features: Updated details under “Low-power consumption”. Updated Pinouts: Updated Figure 1, and Figure 2. Updated Pin Definitions: Updated details in “Description” column corresponding to $\overline{WP}$ and $\overline{RESET}$ pins. Updated Functional Overview: Updated Memory Architecture: Updated description. Updated Terms used in SPI Protocol: Updated Data Transmission (SI/SO) (Updated Figure 3, and Figure 4). Updated Functional Description: Updated Command Structure: Updated Table 1. Updated Memory Operation (Updated description). Updated Memory Write Operation Commands (Updated Figure 7). Updated Memory Write Operation Commands (Updated description). Updated Memory Read Operation Commands (Updated description). Updated Special Sector Memory Access Commands (Updated description). Updated Identification and Serial Number Commands (Updated description; and also updated Table 6 and Table 8). Updated Low Power Mode Commands (Updated description; and also updated Figure 20, and Figure 22 and added Figure 21). Updated DC Electrical Characteristics: Updated details corresponding to I_{DD} parameter. Updated details in “Typ” and “Max” columns corresponding to I_{SB} and I_{DPD} parameters. Updated details in “Description”, “Min” and “Max” columns corresponding to I_{LI} parameter. Updated details in “Min” and “Max” columns corresponding to I_{LO} parameter. Updated Power Cycle Timing: Updated details corresponding to t_{PD} parameter. Added t_{CSDPD} parameter and its corresponding details. Updated Figure 25. Updated Ordering Information: Updated part numbers. Added a column “Device ID” and added details in that column. Updated Ordering Code Definitions.
*B	5891073	ZSK	09/21/2017	Updated Functional Description: Updated Command Structure: Updated Low Power Mode Commands (Updated description). Updated AC Switching Characteristics: Removed t_{RS}, t_{RH} parameters and their corresponding details. Added t_{RESET} parameter and its corresponding details. Updated Figure 24. Updated Package Diagrams: spec 002-18131 – Changed revision from *A to *C.

Document History Page (continued)

Document Title: CY15B104QN/CY15V104QN, Excelon™-LP 4-Mbit (512K × 8) Serial (SPI) F-RAM Document Number: 002-19436				
Rev.	**ECN No.**	**Orig. of Change**	**Submission Date**	**Description of Change**
*C	5942757	ZSK	10/24/2017	Updated Features: Updated details under “Low-power consumption”. Updated DC Electrical Characteristics: Updated details in “Typ” and “Max” columns corresponding to I_{DD} parameter. Updated Ordering Information: Updated part numbers. Updated Ordering Code Definitions.
*D	6044990	ZSK	01/25/2018	Updated Document Title to read as “CY15B104QN/CY15V104QN, Excelon™-LP 4-Mbit (512K × 8) Serial (SPI) F-RAM”. Added 20 MHz, 40 MHz frequency range related information in all instances across the document. Updated Features: Updated details under “Low-power consumption”. Updated DC Electrical Characteristics: Updated details corresponding to I_{DD}, I_{SB}, I_{DPD}, and I_{HBN} parameters. Updated Note 2. Updated Capacitance: Updated details in “Test Conditions” column. Updated AC Switching Characteristics: Updated details corresponding to t_{HZCS}, and t_{CO} parameters. Removed t_R, t_F parameters and their details. Removed Note “Rise and fall times measured between 10% and 90% of waveform.” and its reference. Added “Errata”. Updated to new template.
*E	6216947	ZSK	06/27/2018	Updated Logic Block Diagram. Updated Pinouts: Updated Figure 1 and Figure 2. Updated Pin Definitions: Updated details in “Description” column corresponding to SO pin. Removed RESET pin and its corresponding details. Added DNU pin and its corresponding details. Updated Functional Overview: Updated Terms used in SPI Protocol: Updated Data Transmission (SI/SO): Updated description; also updated Figure 3 and Figure 4. Updated Functional Description: Updated Command Structure: Updated Table 1 (Added a column “Max. Frequency (MHz)” and added details in that column; replaced “Power Modes and Reset” with “Low Power Modes”). Updated Identification and Serial Number Commands: Updated description. Removed table “8-Byte Unique ID”. Updated Low Power Mode Commands: Replaced “Power Modes and Reset Commands” to “Low Power Mode Commands” in heading. Updated description.

Document History Page (continued)

Document Title: CY15B104QN/CY15V104QN, Excelon™-LP 4-Mbit (512K × 8) Serial (SPI) F-RAM Document Number: 002-19436				
Rev.	**ECN No.**	**Orig. of Change**	**Submission Date**	**Description of Change**
*E (cont.)	6216947	ZSK	06/27/2018	Updated DC Electrical Characteristics: Updated details in “Description” column corresponding to I_{LI} parameter. Updated AC Switching Characteristics: Removed t_{RESET}, t_R parameters and their corresponding details. Removed Note “Time to complete the reset routine and ready to accept the command.” and its reference. Removed figure “Hardware $\overline{RESET}$ AC Timing”. Updated Power Cycle Timing: Updated details in “Max” column corresponding to t_{CSDPD} parameter.
*F	6235419	ZSK	07/17/2018	Added Commercial Temperature Range related information in all instances across the document. Updated Features: Updated description. Updated Functional Description: Updated description. Updated Functional Description: Updated Command Structure: Updated Memory Write Operation Commands: Updated description. Updated Memory Read Operation Commands: Updated description. Updated Special Sector Memory Access Commands: Updated description. Updated DC Electrical Characteristics: Updated details corresponding to I_{DD}, I_{SB}, I_{DPD}, and I_{HBN} parameters. Updated Data Retention and Endurance: Removed details of T_{DR} parameter corresponding to Test Condition “T_A = 75 °C” and “T_A = 65 °C”. Added details of T_{DR} parameter corresponding to Test Condition “T_A = 70 °C”, “T_A = 60 °C” and “T_A = 50 °C”. Updated Ordering Information: Updated part numbers. Updated Ordering Code Definitions. Removed “Errata”.
*G	6413615	GVCH	12/17/2018	Updated Maximum Ratings: Replaced “–55 °C to +125 °C” with “–65 °C to +125 °C” in ratings corresponding to “Storage temperature”.
*H	6502250	ZSK	03/20/2019	Updated Synchronous Data Timing diagram to include tCSH1 for SPI mode 3. Corrected the 256-Byte special sector address range for SSRD and SSWR. Updated IDD1 (typ) for 1.8 V to 3.6 V in DC Electrical Characteristics.
*I	6530835	ZSK	04/04/2019	Updated t_{CO} Max value in AC Switching Characteristics.

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Arm® Cortex® Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Internet of Things	cypress.com/iot
Memory	cypress.com/memory
Microcontrollers	cypress.com/mcu
PSoC	cypress.com/psoc
Power Management ICs	cypress.com/pmic
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless Connectivity	cypress.com/wireless

PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

Cypress Developer Community

Community | Projects | Video | Blogs | Training | Components

Technical Support

cypress.com/support

FM25V20A

2-Mbit (256 K × 8) Serial (SPI) F-RAM with Extended Temperature

Features

- 2-Mbit ferroelectric random access memory (F-RAM) logically organized as 256 K × 8
  - High-endurance 10 trillion (10^{14}) read/writes
  - 121-year data retention (See the Data Retention and Endurance table)
  - NoDelay™ writes
  - Advanced high-reliability ferroelectric process
- Very fast SPI
  - Up to 33 MHz frequency
  - Direct hardware replacement for serial flash and EEPROM
  - Supports SPI mode 0 (0, 0) and mode 3 (1, 1)
- Sophisticated write protection scheme
  - Hardware protection using the Write Protect ($\overline{WP}$) pin
  - Software protection using Write Disable instruction
  - Software block protection for 1/4, 1/2, or entire array
- Device ID
  - Manufacturer ID and Product ID
- Low power consumption
  - 3 mA active current at 33 MHz
  - 400 µA standby current
  - 12 µA sleep mode current
- Low-voltage operation: V_{DD} = 2.0 V to 3.6 V
- Extended temperature: –40 °C to +105 °C
- 8-pin thin dual flat no leads (DFN) package
- Restriction of hazardous substances (RoHS) compliant

Functional Description

The FM25V20A is a 2-Mbit nonvolatile memory employing an advanced ferroelectric process. A ferroelectric random access memory or F-RAM is nonvolatile and performs reads and writes similar to a RAM. It provides reliable data retention for 121 years while eliminating the complexities, overhead, and system level reliability problems caused by serial flash, EEPROM, and other nonvolatile memories.

Unlike serial flash and EEPROM, the FM25V20A performs write operations at bus speed. No write delays are incurred. Data is written to the memory array immediately after each byte is successfully transferred to the device. The next bus cycle can commence without the need for data polling. In addition, the product offers substantial write endurance compared with other nonvolatile memories. The FM25V20A is capable of supporting 10^{14} read/write cycles, or 10 million times more write cycles than EEPROM.

These capabilities make the FM25V20A ideal for nonvolatile memory applications requiring frequent or rapid writes. Examples range from data collection, where the number of write cycles may be critical, to demanding industrial controls where the long write time of serial flash or EEPROM can cause data loss.

The FM25V20A provides substantial benefits to users of serial EEPROM or flash as a hardware drop-in replacement. The FM25V20A uses the high-speed SPI bus, which enhances the high-speed write capability of F-RAM technology. The device incorporates a read-only Device ID that allows the host to determine the manufacturer, product density, and product revision. The device specifications are guaranteed over an extended temperature range of –40 °C to +105 °C.

For a complete list of related resources, click here.

Logic Block Diagram



Contents

Pinout

Figure 1. 8-pin DFN Pinout



Pin Definitions

Pin Name	I/O Type	Description
$\overline{CS}$	Input	**Chip Select**. This active LOW input activates the device. When HIGH, the device enters low-power standby mode, ignores other inputs, and the output is tristated. When LOW, the device internally activates the SCK signal. A falling edge on $\overline{CS}$ must occur before every opcode.
SCK	Input	**Serial Clock**. All I/O activity is synchronized to the serial clock. Inputs are latched on the rising edge and outputs occur on the falling edge. Because the device is synchronous, the clock frequency may be any value between 0 and 33 MHz and may be interrupted at any time.
SI[1]	Input	**Serial Input**. All data is input to the device on this pin. The pin is sampled on the rising edge of SCK and is ignored at other times. It should always be driven to a valid logic level to meet IDD specifications.
SO[1]	Output	**Serial Output**. This is the data output pin. It is driven during a read and remains tristated at all other times. Data transitions are driven on the falling edge of the serial clock.
$\overline{WP}$	Input	**Write Protect**. This active LOW pin prevents write operation to the Status Register when WPEN is set to '1'. This is critical because other write protection features are controlled through the Status Register. A complete explanation of write protection is provided on Status Register and Write Protection on page 7. This pin must be tied to V_{DD} if not used.
DNU	Do Not Use	**Do Not Use**. Either leave this pin floating (not connected on the board) or tie to V_{DD}.
V_{SS}	Power Supply	Ground for the device. Must be connected to the ground of the system.
V_{DD}	Power Supply	Power supply input to the device.
EXPOSED PAD	No Connect	The EXPOSED PAD on the bottom of 8-pin DFN package is not connected to the die. The EXPOSED PAD should not be soldered on the PCB.

Note
1. SI may be connected to SO for a single pin data interface.

Functional Overview

The FM25V20A is a serial F-RAM memory. The memory array is logically organized as 262,144 × 8 bits and is accessed using an industry standard SPI bus. The functional operation of the F-RAM is similar to serial flash and serial EEPROMs. The major difference between the FM25V20A and a serial flash or EEPROM with the same pinout is the F-RAM's superior write performance, high endurance, and low power consumption.

Memory Architecture

When accessing the FM25V20A, the user addresses 256K locations of eight data bits each. These eight data bits are shifted in or out serially. The addresses are accessed using the SPI protocol, which includes a chip select (to permit multiple devices on the bus), an opcode, and a three-byte address. The upper 6 bits of the address range are 'don't care' values. The complete address of 18 bits specifies each byte address uniquely.

Most functions of the FM25V20A are either controlled by the SPI interface or are handled by on-board circuitry. The access time for the memory operation is essentially zero, beyond the time needed for the serial protocol. That is, the memory is read or written at the speed of the SPI bus. Unlike a serial flash or EEPROM, it is not necessary to poll the device for a ready condition because writes occur at bus speed. By the time a new bus transaction can be shifted into the device, a write operation is complete. This is explained in more detail in the interface section.

Serial Peripheral Interface - SPI Bus

The FM25V20A is a SPI slave device and operates at speeds up to 33 MHz. This high-speed serial bus provides high-performance serial communication to a SPI master. Many common microcontrollers have hardware SPI ports allowing a direct interface. It is quite simple to emulate the port using ordinary port pins for microcontrollers that do not. The FM25V20A operates in SPI Mode 0 and 3.

SPI Overview

The SPI is a four-pin interface with Chip Select ($\overline{CS}$), Serial Input (SI), Serial Output (SO), and Serial Clock (SCK) pins.

The SPI is a synchronous serial interface, which uses clock and data pins for memory access and supports multiple devices on the data bus. A device on the SPI bus is activated using the $\overline{CS}$ pin.

The relationship between chip select, clock, and data is dictated by the SPI mode. This device supports SPI modes 0 and 3. In both of these modes, data is clocked into the F-RAM on the rising edge of SCK starting from the first rising edge after $\overline{CS}$ goes active.

The SPI protocol is controlled by opcodes. These opcodes specify the commands from the bus master to the slave device. After $\overline{CS}$ is activated, the first byte transferred from the bus master is the opcode. Following the opcode, any addresses and data are then transferred. The $\overline{CS}$ must go inactive after an operation is complete and before a new opcode can be issued. The commonly used terms in the SPI protocol are as follows:

SPI Master

The SPI master device controls the operations on a SPI bus. An SPI bus may have only one master with one or more slave devices. All the slaves share the same SPI bus lines and the master may select any of the slave devices using the $\overline{CS}$ pin. All of the operations must be initiated by the master activating a slave device by pulling the $\overline{CS}$ pin of the slave LOW. The master also generates the SCK and all the data transmission on SI and SO lines are synchronized with this clock.

SPI Slave

The SPI slave device is activated by the master through the Chip Select line. A slave device gets the SCK as an input from the SPI master and all the communication is synchronized with this clock. An SPI slave never initiates a communication on the SPI bus and acts only on the instruction from the master.

The FM25V20A operates as an SPI slave and may share the SPI bus with other SPI slave devices.

Chip Select ($\overline{CS}$)

To select any slave device, the master needs to pull down the corresponding $\overline{CS}$ pin. Any instruction can be issued to a slave device only while the $\overline{CS}$ pin is LOW. When the device is not selected, data through the SI pin is ignored and the serial output pin (SO) remains in a high-impedance state.

Note A new instruction must begin with the falling edge of $\overline{CS}$. Therefore, only one opcode can be issued for each active Chip Select cycle.

Serial Clock (SCK)

The Serial Clock is generated by the SPI master and the communication is synchronized with this clock after $\overline{CS}$ goes LOW.

The FM25V20A enables SPI modes 0 and 3 for data communication. In both of these modes, the inputs are latched by the slave device on the rising edge of SCK and outputs are issued on the falling edge. Therefore, the first rising edge of SCK signifies the arrival of the first bit (MSB) of a SPI instruction on the SI pin. Further, all data inputs and outputs are synchronized with SCK.

Data Transmission (SI/SO)

The SPI data bus consists of two lines, SI and SO, for serial data communication. SI is also referred to as Master Out Slave In (MOSI) and SO is referred to as Master In Slave Out (MISO). The master issues instructions to the slave through the SI pin, while the slave responds through the SO pin. Multiple slave devices may share the SI and SO lines as described earlier.

The FM25V20A has two separate pins for SI and SO, which can be connected with the master as shown in Figure 2.

For a microcontroller that has no dedicated SPI bus, a general-purpose port may be used. To reduce hardware resources on the controller, it is possible to connect the two data pins (SI, SO) together and tie off (HIGH) the $\overline{WP}$ pin. Figure 3 shows such a configuration, which uses only three pins.

Most Significant Bit (MSB)

The SPI protocol requires that the first bit to be transmitted is the Most Significant Bit (MSB). This is valid for both address and data transmission.

The 2-Mbit serial F-RAM requires a 3-byte address for any read or write operation. Because the address is only 18 bits, the first six bits which are fed in are ignored by the device. Although these six bits are ‘don’t care’, Cypress recommends that these bits be set to 0s to enable seamless transition to higher memory densities.

Serial Opcode

After the slave device is selected with $\overline{CS}$ going LOW, the first byte received is treated as the opcode for the intended operation. FM25V20A uses the standard opcodes for memory accesses.

Invalid Opcode

If an invalid opcode is received, the opcode is ignored and the device ignores any additional serial data on the SI pin until the next falling edge of $\overline{CS}$, and the SO pin remains tristated.

Status Register

FM25V20A has an 8-bit Status Register. The bits in the Status Register are used to configure the device. These bits are described in Table 3 on page 7.

Figure 2. System Configuration with SPI Port



Figure 3. System Configuration without SPI Port



SPI Modes

FM25V20A may be driven by a microcontroller with its SPI peripheral running in either of the following two modes:

- SPI Mode 0 (CPOL = 0, CPHA = 0)
- SPI Mode 3 (CPOL = 1, CPHA = 1)

For both these modes, the input data is latched in on the rising edge of SCK starting from the first rising edge after $\overline{CS}$ goes active. If the clock starts from a HIGH state (in mode 3), the first rising edge after the clock toggles is considered. The output data is available on the falling edge of SCK.The two SPI modes are shown in Figure 4 and Figure 5. The status of the clock when the bus master is not transferring data is:

- SCK remains at 0 for Mode 0
- SCK remains at 1 for Mode 3

The device detects the SPI mode from the status of the SCK pin when the device is selected by bringing the $\overline{CS}$ pin LOW. If the SCK pin is LOW when the device is selected, SPI Mode 0 is assumed and if the SCK pin is HIGH, it works in SPI Mode 3.

Figure 4. SPI Mode 0



Figure 5. SPI Mode 3



Power Up to First Access

The FM25V20A is not accessible for a t_{PU} time after power-up. Users must comply with the timing parameter t_{PU}, which is the minimum time from V_{DD} (min) to the first $\overline{CS}$ LOW.

Command Structure

There are nine commands, called opcodes, that can be issued by the bus master to the FM25V20A. They are listed in Table 1. These opcodes control the functions performed by the memory.

Table 1. Opcode Commands

Name	Description	Opcode
WREN	Set write enable latch	0000 0110b
WRDI	Reset write enable latch	0000 0100b
RDSR	Read Status Register	0000 0101b
WRSR	Write Status Register	0000 0001b
READ	Read memory data	0000 0011b
FSTRD	Fast read memory data	0000 1011b
WRITE	Write memory data	0000 0010b
SLEEP	Enter sleep mode	1011 1001b
RDID	Read device ID	1001 1111b

WREN - Set Write Enable Latch

The FM25V20A will power up with writes disabled. The WREN command must be issued before any write operation. Sending the WREN opcode allows the user to issue subsequent opcodes for write operations. These include writing the Status Register (WRSR) and writing the memory (WRITE).

Sending the WREN opcode causes the internal Write Enable Latch to be set. A flag bit in the Status Register, called WEL, indicates the state of the latch. WEL = 1 indicates that writes are permitted. Attempting to write the WEL bit in the Status Register has no effect on the state of this bit - only the WREN opcode can set this bit. The WEL bit will be automatically cleared on the rising edge of $\overline{CS}$ following a WRDI, a WRSR, or a WRITE operation. This prevents further writes to the Status Register or the F-RAM array without another WREN command. Figure 6 illustrates the WREN command bus configuration.

Figure 6. WREN Bus Configuration



WRDI - Reset Write Enable Latch

The WRDI command disables all write activity by clearing the Write Enable Latch. The user can verify that writes are disabled by reading the WEL bit in the Status Register and verifying that

WEL is equal to '0'. Figure 7 illustrates the WRDI command bus configuration.

Figure 7. WRDI Bus Configuration



Status Register and Write Protection

The write protection features of the FM25V20A are multi-tiered and are enabled through the status register. The Status Register is organized as follows. (The default value shipped from the factory for bit 0, WEL, BP0, BP1, bits 4–5, WPEN is ‘0’, and for bit 6 is ‘1’).

Table 2. Status Register

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
WPEN (0)	X (1)	X (0)	X (0)	BP1 (0)	BP0 (0)	WEL (0)	X (0)

Table 3. Status Register Bit Definition

Bit	Definition	Description
Bit 0	Don’t care	This bit is non-writable and always returns ‘0’ upon read.
Bit 1 (WEL)	Write Enable	WEL indicates if the device is write enabled. This bit defaults to ‘0’ (disabled) on power-up. WEL = 1 --> Write enabled WEL = 0 --> Write disabled
Bit 2 (BP0)	Block Protect bit ‘0’	Used for block protection. For details, see Table 4.
Bit 3 (BP1)	Block Protect bit ‘1’	Used for block protection. For details, see Table 4.
Bit 4-5	Don’t care	These bits are non-writable and always return ‘0’ upon read.
Bit 6	Don’t care	This bit is non-writable and always returns ‘1’ upon read.
Bit 7 (WPEN)	Write Protect Enable bit	Used to enable the function of Write Protect Pin ($\overline{WP}$). For details, see Table 5.

Bits 0 and 4-5 are fixed at ‘0’ and bit 6 is fixed at ‘1’; none of these bits can be modified. Note that bit 0 ("Ready or Write in progress” bit in serial flash and EEPROM) is unnecessary, as the F-RAM writes in real-time and is never busy, so it reads out as a ‘0’. An exception to this is when the device is waking up from sleep mode, which is described in Sleep Mode on page 10. The BP1 and BP0 control the software write-protection features and are nonvolatile bits. The WEL flag indicates the state of the Write Enable Latch. Attempting to directly write the WEL bit in the Status Register has no effect on its state. This bit is internally set and cleared via the WREN and WRDI commands, respectively.

BP1 and BP0 are memory block write protection bits. They specify portions of memory that are write-protected as shown in Table 4.

Table 4. Block Memory Write Protection

BP1	BP0	Protected Address Range
0	0	None
0	1	30000h to 3FFFFh (upper 1/4)
1	0	20000h to 3FFFFh (upper 1/2)
1	1	00000h to 3FFFFh (all)

The BP1 and BP0 bits and the Write Enable Latch are the only mechanisms that protect the memory from writes. The remaining write protection features protect inadvertent changes to the block protect bits.

The write protect enable bit (WPEN) in the Status Register controls the effect of the hardware write protect ($\overline{WP}$) pin. When the WPEN bit is set to '0', the status of the $\overline{WP}$ pin is ignored. When the WPEN bit is set to '1', a LOW on the $\overline{WP}$ pin inhibits a write to the Status Register. Thus the Status Register is write-protected only when WPEN = 1 and $\overline{WP}$ = 0.

Table 5 summarizes the write protection conditions.

Table 5. Write Protection

WEL	WPEN	$\overline{WP}$	Protected Blocks	Unprotected Blocks	Status Register
0	X	X	Protected	Protected	Protected
1	0	X	Protected	Unprotected	Unprotected
1	1	0	Protected	Unprotected	Protected
1	1	1	Protected	Unprotected	Unprotected

RDSR - Read Status Register

The RDSR command allows the bus master to verify the contents of the Status Register. Reading the status register provides information about the current state of the write-protection features. Following the RDSR opcode, the FM25V20A will return one byte with the contents of the Status Register.

WRSR - Write Status Register

The WRSR command allows the SPI bus master to write into the Status Register and change the write protect configuration by setting the WPEN, BP0 and BP1 bits as required. Before issuing a WRSR command, the WP pin must be HIGH or inactive. Note that on the FM25V20A, WP only prevents writing to the Status Register, not the memory array. Before sending the WRSR command, the user must send a WREN command to enable writes. Executing a WRSR command is a write operation and therefore, clears the Write Enable Latch.

Figure 8. RDSR Bus Configuration



Figure 9. WRSR Bus Configuration (WREN not shown)



Memory Operation

The SPI interface, which is capable of a high clock frequency, highlights the fast write capability of the F-RAM technology. Unlike serial flash and EEPROMs, the FM25V20A can perform sequential writes at bus speed. No page register is needed and any number of sequential writes may be performed.

Write Operation

All writes to the memory begin with a WREN opcode with $\overline{CS}$ being asserted and deasserted. The next opcode is WRITE. The WRITE opcode is followed by a three-byte address containing the 18-bit address (A17-A0) of the first data byte to be written into the memory. The upper six bits of the three-byte address are ignored. Subsequent bytes are data bytes, which are written sequentially. Addresses are incremented internally as long as the bus master continues to issue clocks and keeps $\overline{CS}$ LOW. If the last address of 3FFFFh is reached, the counter will roll over to 00000h. Data is written MSB first. The rising edge of $\overline{CS}$ terminates a write operation. A write operation is shown in Figure 10.

Note When a burst write reaches a protected block address, the automatic address increment stops and all the subsequent data bytes received for write will be ignored by the device.

EEPROMs use page buffers to increase their write throughput. This compensates for the technology's inherently slow write operations. F-RAM memories do not have page buffers because each byte is written to the F-RAM array immediately after it is clocked in (after the eighth clock). This allows any number of bytes to be written without page buffer delays.

Note If the power is lost in the middle of the write operation, only the last completed byte will be written.

Read Operation

After the falling edge of $\overline{CS}$, the bus master can issue a READ opcode. Following the READ command is a three-byte address containing the 18-bit address (A17-A0) of the first byte of the read operation. The upper six bits of the address are ignored. After the opcode and address are issued, the device drives out the read data on the next eight clocks. The SI input is ignored during read data bytes. Subsequent bytes are data bytes, which are read out sequentially. Addresses are incremented internally as long as the bus master continues to issue clocks and $\overline{CS}$ is LOW. If the last address of 3FFFFh is reached, the counter will roll over to 00000h. Data is read MSB first. The rising edge of $\overline{CS}$ terminates a read operation and tristates the SO pin. A read operation is shown in Figure 11.

Fast Read Operation

The FM25V20A supports a FAST READ opcode (0Bh) that is provided for code compatibility with serial flash devices. The FAST READ opcode is followed by a three-byte address containing the 18-bit address (A17-A0) of the first byte of the read operation and then a dummy byte. The dummy byte inserts a read latency of 8-clock cycle. The fast read operation is otherwise the same as an ordinary read operation except that it requires an additional dummy byte. After receiving opcode, address, and a dummy byte, the FM25V20A starts driving its SO line with data bytes, with MSB first, and continues transmitting as long as the device is selected and the clock is available. In case of bulk read, the internal address counter is incremented automatically, and after the last address 3FFFFh is reached, the counter rolls over to 00000h. When the device is driving data on its SO line, any transition on its SI line is ignored. The rising edge of $\overline{CS}$ terminates a fast read operation and tristates the SO pin. A Fast Read operation is shown in Figure 12.

Figure 10. Memory Write (WREN not shown) Operation



Figure 11. Memory Read Operation



Figure 12. Fast Read Operation



Sleep Mode

A low-power sleep mode is implemented on the FM25V20A device. The device will enter the low-power state when the SLEEP opcode B9h is clocked-in and a rising edge of $\overline{CS}$ is applied. When in sleep mode, the SCK and SI pins are ignored and SO will be HI-Z, but the device continues to monitor the $\overline{CS}$ pin. On the next falling edge of $\overline{CS}$, the device will return to normal operation within t_{REC} time. The SO pin remains in a HI-Z state during the wakeup period. The device does not necessarily respond to an opcode within the wakeup period. To start the wakeup procedure, the controller may send a “dummy” read, for example, and wait the remaining t_{REC} time.

Figure 13. Sleep Mode Operation



Device ID

The FM25V20A device can be interrogated for its manufacturer, product identification, and die revision. The RDID opcode 9Fh allows the user to read the manufacturer ID and product ID, both of which are read-only bytes. The JEDEC-assigned manufacturer ID places the Cypress (Ramtron) identifier in bank 7; therefore, there are six bytes of the continuation code 7Fh followed by the single byte C2h. There are two bytes of product ID, which includes a family code, a density code, a sub code, and the product revision code.

Table 6. Device ID

Device ID (9 bytes)	Device ID Description					
	71–16 (56 bits)	15–13 (3 bits)	12–8 (5 bits)	7–6 (2 bits)	5–3 (3 bits)	2–0 (3 bits)
	Manufacturer ID	Product ID				
		Family	Density	Sub	Rev	Rsvd
7F7F7F7F7F7FC22548h	01111111011111111011111110111 11110111111110111111111000010	001	00101	01	001	000

Figure 14. Read Device ID



Endurance

The FM25V20A devices are capable of being accessed at least 10^{14} times, reads or writes. An F-RAM memory operates with a read and restore mechanism. Therefore, an endurance cycle is applied on a row basis for each access (read or write) to the memory array. The F-RAM architecture is based on an array of rows and columns of 32K rows of 64-bits each. The entire row is internally accessed once whether a single byte or all eight bytes are read or written. Each byte in the row is counted only once in an endurance calculation. Table 7 shows endurance calculations for a 64-byte repeating loop, which includes an opcode, a starting address, and a sequential 64-byte data stream. This causes each byte to experience one endurance cycle through the loop.

Table 7. Time to Reach Endurance Limit for Repeating 64-byte Loop

SCK Freq (MHz)	Endurance Cycles/sec	Endurance Cycles/year	Years to Reach Limit
33	60,661	1.91×10^{12}	52.2
25	45,955	1.45×10^{12}	69.0
10	18,382	5.80×10^{11}	172.5
5	9,191	2.90×10^{11}	345.0

Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. These user guidelines are not tested.

Storage temperature ..... –55 °C to + 125 °C

Maximum accumulated storage time
At 125 °C ambient temperature .....11000 h
At 105 °C ambient temperature .....11 Years

At 85 °C ambient temperature ..... 121 Years

Ambient temperature
with power applied ..... –55 °C to +125 °C

Supply voltage on V_{DD} relative to V_{SS} .....–1.0 V to + 4.5 V

Input voltage ..... –1.0 V to +4.5 V and $V_{IN} < V_{DD} + 1.0$ V

DC voltage applied to outputs
in High-Z state .....–0.5 V to V_{DD} + 0.5 V

Transient voltage (< 20 ns) on
any pin to ground potential .....–2.0 V to V_{DD} + 2.0 V

Package power dissipation
capability (T_A = 25 °C) ..... 1.0 W

Surface mount lead soldering
temperature (3 seconds) ..... + 260 °C

DC output current (1 output at a time, 1s duration) .... 15 mA

Electrostatic Discharge Voltage
Human Body Model (JEDEC Std JESD22-A114-B) ..... 2 kV

Charged Device Model
(JEDEC Std JESD22-C101-A)..... 500 V

Latch-up current ..... > 140 mA

Operating Range

Range	Ambient Temperature (T_A)	V_{DD}
Extended Temperature	–40 °C to +105 °C	2.0 V to 3.6 V

DC Electrical Characteristics

Over the Operating Range

Parameter	Description	Test Conditions		Min	Typ[2]	Max	Unit
V_{DD}	Power supply			2.0	3.3	3.6	V
I_{DD}	V_{DD} supply current	f_{SCK} = 33 MHz; SCK toggling between V_{DD} – 0.2 V and V_{SS}, other inputs V_{SS} or V_{DD} – 0.2 V. SO = Open.		–	–	3	mA
I_{SB}	V_{DD} standby current	$\overline{CS}$ = V_{DD}. All other inputs V_{SS} or V_{DD}.	T_A = 25 °C	–	100	150	µA
			T_A = 85 °C	–	–	250	µA
			T_A = 105 °C	–	–	400	µA
I_{ZZ}	Sleep mode current	In Sleep mode and $\overline{CS}$ = V_{DD}. All other inputs V_{SS} or V_{DD}.	T_A = 25 °C	–	3	5	µA
			T_A = 85 °C	–	–	8	µA
			T_A = 105 °C	–	–	12	µA
I_{LI}	Input leakage current	$V_{SS} \le V_{IN} \le V_{DD}$		–	–	±1	µA
I_{LO}	Output leakage current	$V_{SS} \le V_{OUT} \le V_{DD}$		–	–	±1	µA
V_{IH}	Input HIGH voltage			0.7 × V_{DD}	–	V_{DD} + 0.3	V
V_{IL}	Input LOW voltage			– 0.3	–	0.3 × V_{DD}	V
V_{OH1}	Output HIGH voltage	I_{OH} = –1 mA, V_{DD} = 2.7 V.		2.4	–	–	V
V_{OH2}	Output HIGH voltage	I_{OH} = –100 µA		V_{DD} – 0.2	–	–	V
V_{OL1}	Output LOW voltage	I_{OL} = 2 mA, V_{DD} = 2.7 V		–	–	0.4	V
V_{OL2}	Output LOW voltage	I_{OL} = 150 µA		–	–	0.2	V

Note
2. Typical values are at 25 °C, V_{DD} = V_{DD} (typ). Not 100% tested.

Data Retention and Endurance

Parameter	Description	Test condition	Min	Max	Unit
T_{DR}	Data retention	T_A = 105 °C	11	–	Years
		T_A = 85 °C	121	–	Years
NV_C	Endurance	Over operating temperature	10^{14}	–	Cycles

Capacitance

Parameter[3]	Description	Test Conditions	Max	Unit
C_O	Output pin capacitance (SO)	T_A = 25 °C, f = 1 MHz, $V_{DD} = V_{DD(typ)}$	8	pF
C_I	Input pin capacitance		6	pF

Thermal Resistance

Parameter	Description	Test Conditions	8-pin DFN	Unit
θ_{JA}	Thermal resistance (junction to ambient)	Test conditions follow standard test methods and procedures for measuring thermal impedance, per EIA / JESD51.	30	°C/W
θ_{JC}	Thermal resistance (junction to case)		11	°C/W

AC Test Conditions

Input pulse levels .....10% and 90% of V_{DD}
Input rise and fall times .....3 ns
Input and output timing reference levels .....0.5 × V_{DD}
Output load capacitance ..... 30 pF

Note
3. This parameter is periodically sampled and not 100% tested.

AC Switching Characteristics

Over the Operating Range

Parameters[4]		Description	V_{DD} = 2.0 V to 3.6 V		Unit
Cypress Parameter	Alt. Parameter		Min	Max	
f_{SCK}	–	SCK clock frequency	0	33	MHz
t_{CH}	–	Clock HIGH time	13	–	ns
t_{CL}	–	Clock LOW time	13	–	ns
t_{CSU}	t_{CSS}	Chip select setup	11	–	ns
t_{CSH}	t_{CSH}	Chip select hold	11	–	ns
t_{OD}[5, 6]	t_{HZCS}	Output disable time	–	15	ns
t_{ODV}	t_{CO}	Output data valid time	–	11	ns
t_{OH}	–	Output hold time	0	–	ns
t_D	–	Deselect time	50	–	ns
t_R[7, 8]	–	Data in rise time	–	50	ns
t_F[7, 8]	–	Data in fall time	–	50	ns
t_{SU}	t_{SD}	Data setup time	7	–	ns
t_H	t_{HD}	Data hold time	7	–	ns

Figure 15. Synchronous Data Timing (Mode 0)



Notes

4. Test conditions assume a signal transition time of 3 ns or less, timing reference levels of 0.5 × V_{DD}, input pulse levels of 10% to 90% of V_{DD}, output loading of the specified I_{OL}/I_{OH} and 30 pF load capacitance shown in AC Test Conditions.
5. t_{OD} and t_{HZ} are specified with a load capacitance of 5 pF. Transition is measured when the outputs enter a high impedance state.
6. Characterized but not 100% tested in production.
7. Rise and fall times measured between 10% and 90% of waveform.
8. These parameters are guaranteed by design and are not tested.

Power Cycle Timing

Over the Operating Range

Parameter	Description	Min	Max	Unit
t_{PU}	Power-up V_{DD}(min) to first access ($\overline{CS}$ LOW)	1	–	ms
t_{PD}	Last access ($\overline{CS}$ HIGH) to power-down (V_{DD}(min))	0	–	µs
t_{VR} [9]	V_{DD} power-up ramp rate	50	–	µs/V
t_{VF} [9]	V_{DD} power-down ramp rate	100	–	µs/V
t_{REC} [10]	Recovery time from sleep mode	–	450	µs

Figure 16. Power Cycle Timing



Notes
9. Slope measured at any point on V_{DD} waveform.
10. Guaranteed by design. Refer to Figure 13 for sleep mode recovery timing.

Ordering Information

Ordering Code	Package Diagram	Package Type	Operating Range
FM25V20A-DGQ	001-85579	8-pin DFN	–40 °C to +105 °C
FM25V20A-DGQTR	001-85579	8-pin DFN	

All these parts are Pb-free. Contact your local Cypress sales representative for availability of these parts.

Ordering Code Definitions



Package Diagrams

Figure 17. 8-pin DFN (5 mm × 6 mm × 0.75 mm) Package Outline, 001-85579



NOTE:
1. ALL DIMENSION ARE IN mm. ANGLES IN DEGREES.
2. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS. COPLANARITY SHALL NOT EXCEED 0.08mm.
3. WARPAGE SHALL NOT EXCEED 0.10mm.
4. PACKAGE LENGTH / PACKAGE WIDTH ARE CONSIDERED AS SPECIAL CHARACTERISTICS.(S)
5. REFER TO JEDEC MO−229.
6. FRAME STOCK# FL0106 (Ag Ring Plate), UTL PKG CODE TD56G008A OR TD500X600G008A OR TD500T600G008A OR TD500L600G008A OR TD500U600G008A.
7. L/F STOCK# FR0221 (Ag Ring), UTL PKG CODE TD500E600G008A OR TD500S600G008A OR TD500M600G008A OR TD500D600G008A.

001-85579 *A

Acronyms

Table 8. Acronyms Used in this Document

Acronym	Description
CPHA	Clock Phase
CPOL	Clock Polarity
EEPROM	Electrically Erasable Programmable Read-Only Memory
EIA	Electronic Industries Alliance
F-RAM	Ferroelectric Random Access Memory
I/O	Input/Output
JEDEC	Joint Electron Devices Engineering Council
JESD	JEDEC Standards
LSB	Least Significant Bit
MSB	Most Significant Bit
RoHS	Restriction of Hazardous Substances
SPI	Serial Peripheral Interface
SOIC	Small Outline Integrated Circuit

Document Conventions

Units of Measure

Table 9. Units of Measure

Symbol	Unit of Measure
°C	degree Celsius
Hz	hertz
kHz	kilohertz
kΩ	kilohm
Mbit	megabit
MHz	megahertz
µA	microampere
µF	microfarad
µs	microsecond
mA	milliampere
ms	millisecond
ns	nanosecond
Ω	ohm
%	percent
pF	picofarad
V	volt
W	watt

Document History Page

Document Title: FM25V20A, 2-Mbit (256 K × 8) Serial (SPI) F-RAM with Extended Temperature Document Number: 001-92478				
Rev.	**ECN No.**	**Orig. of Change**	**Submission Date**	**Description of Change**
**	4375240	GVCH	06/03/2014	New data sheet.
*A	4463198	GVCH	08/01/2014	Updated Package Diagrams: spec 001-85579 – Changed revision from ** to *A.
*B	4737351	GVCH	04/23/2015	Replaced “TDFN” with “DFN” in all instances across the document. Updated Pin Definitions: Updated details in “Description” column of “EXPOSED PAD” pin.
*C	4745611	PSR	04/28/2015	Updated Functional Description: Added “For a complete list of related resources, click here.” at the end. Updated to new template.
*D	4873517	ZSK / PSR	08/05/2015	Updated Maximum Ratings: Removed “Maximum junction temperature”. Added “Maximum accumulated storage time”. Added “Ambient temperature with power applied”.
*E	6570676	GVCH	05/15/2019	Removed $\overline{\text{HOLD}}$ pin function related information: Logic Block Diagram: Removed $\overline{\text{HOLD}}$ pin. Pinout (Figure 1): Updated Pin 7 from $\overline{\text{HOLD}}$ to DNU. Pin Definitions: Removed $\overline{\text{HOLD}}$ related information from SO pin definition. Removed $\overline{\text{HOLD}}$ pin definition and added DNU pin definition. Figure 2 and Figure 3: Removed $\overline{\text{HOLD}}$ pin connection. Data Transmission (SI/SO): Removed $\overline{\text{HOLD}}$ pin related operation. Page 10: Removed $\overline{\text{HOLD}}$ Pin Operation. AC Switching Characteristics: Removed $\overline{\text{HOLD}}$ pin timings. Removed $\overline{\text{HOLD}}$ pin timing (Figure 16). Updated Copyright information.

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Arm® Cortex® Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Internet of Things	cypress.com/iot
Memory	cypress.com/memory
Microcontrollers	cypress.com/mcu
PSoC	cypress.com/psoc
Power Management ICs	cypress.com/pmic
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless Connectivity	cypress.com/wireless

PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

Cypress Developer Community

Community | Projects | Video | Blogs | Training | Components

Technical Support

cypress.com/support

FM25V20A (PDIP)

2-Mbit (256 K × 8) Serial (SPI) F-RAM

Features

- 2-Mbit ferroelectric random access memory (F-RAM) logically organized as 256 K × 8
  - High-endurance 100 trillion (10^{14}) read/writes
  - 151-year data retention (See the Data Retention and Endurance table)
  - NoDelay™ writes
  - Advanced high-reliability ferroelectric process
- Very fast SPI
  - Up to 25-MHz frequency
  - Direct hardware replacement for serial flash and EEPROM
  - Supports SPI mode 0 (0, 0) and mode 3 (1, 1)
- Sophisticated write protection scheme
  - Hardware protection using the Write Protect ($\overline{WP}$) pin
  - Software protection using Write Disable instruction
  - Software block protection for 1/4, 1/2, or entire array
- Device ID
  - Manufacturer ID and Product ID
- Low power consumption
  - 300 µA active current at 1 MHz
  - 120 µA (typ) standby current
  - 3 µA sleep mode current
- Low-voltage operation: V_{DD} = 2.0 V to 3.6 V
- Industrial temperature: –40 °C to +85 °C
- 8-pin plastic dual in-line (PDIP) package
- Restriction of hazardous substances (RoHS) compliant

Functional Overview

The FM25V20A is a 2-Mbit nonvolatile memory employing an advanced ferroelectric process. A ferroelectric random access memory or F-RAM is nonvolatile and performs reads and writes similar to a RAM. It provides reliable data retention for 151 years while eliminating the complexities, overhead, and system-level reliability problems caused by serial flash, EEPROM, and other nonvolatile memories.

Unlike serial flash and EEPROM, the FM25V20A performs write operations at bus speed. No write delays are incurred. Data is written to the memory array immediately after each byte is successfully transferred to the device. The next bus cycle can commence without the need for data polling. In addition, the product offers substantial write endurance compared with other nonvolatile memories. The FM25V20A is capable of supporting 10^{14} read/write cycles, or 100 million times more write cycles than EEPROM.

These capabilities make the FM25V20A ideal for nonvolatile memory applications, requiring frequent or rapid writes. Examples range from data collection, where the number of write cycles may be critical, to demanding industrial controls where the long write time of serial flash or EEPROM can cause data loss.

The FM25V20A provides substantial benefits to users of serial EEPROM or flash as a hardware drop-in replacement. The FM25V20A uses the high-speed SPI bus, which enhances the high-speed write capability of F-RAM technology. The device incorporates a read-only Device ID that allows the host to determine the manufacturer, product density, and product revision. The device specifications are guaranteed over an industrial temperature range of –40 °C to +85 °C.

Logic Block Diagram



Contents

Pinout

Figure 1. 8-pin PDIP Pinout



Pin Definitions

Pin Name	I/O Type	Description
$\overline{CS}$	Input	**Chip Select**. This active LOW input activates the device. When HIGH, the device enters low-power standby mode, ignores other inputs, and the output is tristated. When LOW, the device internally activates the SCK signal. A falling edge on $\overline{CS}$ must occur before every opcode.
SCK	Input	**Serial Clock**. All I/O activity is synchronized to the serial clock. Inputs are latched on the rising edge and outputs occur on the falling edge. Because the device is synchronous, the clock frequency may be any value between 0 and 25 MHz and may be interrupted at any time.
SI [1]	Input	**Serial Input**. All data is input to the device on this pin. The pin is sampled on the rising edge of SCK and is ignored at other times. It should always be driven to a valid logic level to meet IDD specifications.
SO [1]	Output	**Serial Output**. This is the data output pin. It is driven during a read and remains tristated at all other times. Data transitions are driven on the falling edge of the serial clock.
$\overline{WP}$	Input	**Write Protect**. This Active LOW pin prevents write operation to the Status Register when WPEN is set to '1'. This is critical because other write protection features are controlled through the Status Register. A complete explanation of write protection is provided in Status Register and Write Protection on page 7. This pin must be tied to V_{DD} if not used.
DNU	Do Not Use	**Do Not Use**. Either leave this pin floating (not connected on the board) or tie to V_{DD}.
V_{SS}	Power Supply	Ground for the device. Must be connected to the ground of the system.
V_{DD}	Power Supply	Power supply input to the device.

Note
1. SI may be connected to SO for a single pin data interface.

Overview

The FM25V20A is a serial F-RAM memory. The memory array is logically organized as 262,144 × 8 bits and is accessed using an industry-standard SPI bus. The functional operation of the F-RAM is similar to serial flash and serial EEPROMs. The major difference between the FM25V20A and a serial flash or EEPROM with the same pinout is the F-RAM's superior write performance, high endurance, and low power consumption.

Memory Architecture

When accessing the FM25V20A, the user addresses 256K locations of eight data bits each. These eight data bits are shifted in or out serially. The addresses are accessed using the SPI protocol, which includes a chip select (to permit multiple devices on the bus), an opcode, and a three-byte address. The upper 6 bits of the address range are 'don't care' values. The complete address of 18 bits specifies each byte address uniquely.

Most functions of the FM25V20A are either controlled by the SPI interface or handled by on-board circuitry. The access time for the memory operation is essentially zero, beyond the time needed for the serial protocol. That is, the memory is read or written at the speed of the SPI bus. Unlike a serial flash or EEPROM, it is not necessary to poll the device for a ready condition because writes occur at bus speed. By the time a new bus transaction can be shifted into the device, a write operation is complete. This is explained in more detail in the interface section.

Serial Peripheral Interface – SPI Bus

The FM25V20A is a SPI slave device and operates at speeds up to 25 MHz. This high-speed serial bus provides high-performance serial communication to a SPI master. Many common microcontrollers have hardware SPI ports allowing a direct interface. It is quite simple to emulate the port using ordinary port pins for microcontrollers that do not. The FM25V20A operates in SPI Mode 0 and 3.

SPI Overview

The SPI is a four-pin interface with Chip Select ($\overline{CS}$), Serial Input (SI), Serial Output (SO), and Serial Clock (SCK) pins.

The SPI is a synchronous serial interface, which uses clock and data pins for memory access and supports multiple devices on the data bus. A device on the SPI bus is activated using the $\overline{CS}$ pin.

The relationship between chip select, clock, and data is dictated by the SPI mode. This device supports SPI modes 0 and 3. In both of these modes, data is clocked into the F-RAM on the rising edge of SCK starting from the first rising edge after $\overline{CS}$ goes active.

The SPI protocol is controlled by opcodes. These opcodes specify the commands from the bus master to the slave device. After $\overline{CS}$ is activated, the first byte transferred from the bus master is the opcode. Following the opcode, any addresses and data are then transferred. The $\overline{CS}$ must go inactive after an operation is complete and before a new opcode can be issued. The commonly used terms in the SPI protocol are as follows:

SPI Master

The SPI master device controls the operations on a SPI bus. An SPI bus may have only one master with one or more slave devices. All the slaves share the same SPI bus lines and the master may select any of the slave devices using the $\overline{CS}$ pin. All of the operations must be initiated by the master activating a slave device by pulling the $\overline{CS}$ pin of the slave LOW. The master also generates the SCK and all the data transmission on SI and SO lines are synchronized with this clock.

SPI Slave

The SPI slave device is activated by the master through the Chip Select line. A slave device gets the SCK as an input from the SPI master and all the communication is synchronized with this clock. An SPI slave never initiates a communication on the SPI bus and acts only on the instruction from the master.

The FM25V20A operates as an SPI slave and may share the SPI bus with other SPI slave devices.

Chip Select ($\overline{CS}$)

To select any slave device, the master needs to pull down the corresponding $\overline{CS}$ pin. Any instruction can be issued to a slave device only while the $\overline{CS}$ pin is LOW. When the device is not selected, data through the SI pin is ignored and the serial output pin (SO) remains in a high-impedance state.

Note A new instruction must begin with the falling edge of $\overline{CS}$. Therefore, only one opcode can be issued for each active Chip Select cycle.

Serial Clock (SCK)

The Serial Clock is generated by the SPI master and the communication is synchronized with this clock after $\overline{CS}$ goes LOW.

The FM25V20A enables SPI modes 0 and 3 for data communication. In both of these modes, the inputs are latched by the slave device on the rising edge of SCK and outputs are issued on the falling edge. Therefore, the first rising edge of SCK signifies the arrival of the first bit (MSB) of a SPI instruction on the SI pin. Further, all data inputs and outputs are synchronized with SCK.

Data Transmission (SI/SO)

The SPI data bus consists of two lines, SI and SO, for serial data communication. SI is also referred to as Master Out Slave In (MOSI) and SO is referred to as Master In Slave Out (MISO). The master issues instructions to the slave through the SI pin, while the slave responds through the SO pin. Multiple slave devices may share the SI and SO lines as described earlier.

The FM25V20A has two separate pins for SI and SO, which can be connected with the master as shown in Figure 2.

For a microcontroller that has no dedicated SPI bus, a general-purpose port may be used. To reduce hardware resources on the controller, it is possible to connect the two data pins (SI, SO) together and tie off (HIGH) the $\overline{WP}$ pin. Figure 3 shows such a configuration, which uses only three pins.

Most Significant Bit (MSB)

The SPI protocol requires that the first bit to be transmitted is the Most Significant Bit (MSB). This is valid for both address and data transmission.

The 2-Mbit serial F-RAM requires a 3-byte address for any read or write operation. Because the address is only 18 bits, the first six bits, which are fed in are ignored by the device. Although these six bits are ‘don’t care’, Cypress recommends that these bits be set to 0s to enable seamless transition to higher memory densities.

Serial Opcode

After the slave device is selected with $\overline{CS}$ going LOW, the first byte received is treated as the opcode for the intended operation. FM25V20A uses the standard opcodes for memory accesses.

Invalid Opcode

If an invalid opcode is received, the opcode is ignored and the device ignores any additional serial data on the SI pin until the next falling edge of $\overline{CS}$, and the SO pin remains tristated.

Status Register

FM25V20A has an 8-bit Status Register. The bits in the Status Register are used to configure the device. These bits are described in Table 3 on page 7.

Figure 2. System Configuration with SPI Port



Figure 3. System Configuration without SPI Port



SPI Modes

FM25V20A may be driven by a microcontroller with its SPI peripheral running in either of the following two modes:

- SPI Mode 0 (CPOL = 0, CPHA = 0)
- SPI Mode 3 (CPOL = 1, CPHA = 1)

For both these modes, the input data is latched in on the rising edge of SCK starting from the first rising edge after $\overline{CS}$ goes active. If the clock starts from a HIGH state (in mode 3), the first rising edge after the clock toggles is considered. The output data is available on the falling edge of SCK.

The two SPI modes are shown in Figure 4 and Figure 5. The status of the clock when the bus master is not transferring data is:

- SCK remains at 0 for Mode 0
- SCK remains at 1 for Mode 3

The device detects the SPI mode from the status of the SCK pin when the device is selected by bringing the $\overline{CS}$ pin LOW. If the SCK pin is LOW when the device is selected, SPI Mode 0 is assumed and if the SCK pin is HIGH, it works in SPI Mode 3.

Figure 4. SPI Mode 0



Figure 5. SPI Mode 3



Power Up to First Access

The FM25V20 is not accessible for a t_{PU} time after power-up. Users must comply with the timing parameter, t_{PU}, which is the minimum time from V_{DD} (min) to the first $\overline{CS}$ LOW.

Command Structure

There are nine commands, called opcodes, that can be issued by the bus master to the FM25V20A. They are listed in Table 1. These opcodes control the functions performed by the memory.

Table 1. Opcode Commands

Name	Description	Opcode
WREN	Set write enable latch	0000 0110b
WRDI	Reset write enable latch	0000 0100b
RDSR	Read Status Register	0000 0101b
WRSR	Write Status Register	0000 0001b
READ	Read memory data	0000 0011b
FSTRD	Fast read memory data	0000 1011b
WRITE	Write memory data	0000 0010b
SLEEP	Enter sleep mode	1011 1001b
RDID	Read device ID	1001 1111b

WREN - Set Write Enable Latch

The FM25V20A will power up with writes disabled. The WREN command must be issued before any write operation. Sending the WREN opcode allows the user to issue subsequent opcodes for write operations. These include writing the Status Register (WRSR) and writing the memory (WRITE).

Sending the WREN opcode causes the internal Write Enable Latch to be set. A flag bit in the Status Register, called WEL, indicates the state of the latch. WEL = 1 indicates that writes are permitted. Attempting to write the WEL bit in the Status Register has no effect on the state of this bit – only the WREN opcode can set this bit. The WEL bit will be automatically cleared on the rising edge of CS following a WRDI, a WRSR, or a WRITE operation. This prevents further writes to the Status Register or the F-RAM array without another WREN command. Figure 6 illustrates the WREN command bus configuration.

Figure 6. WREN Bus Configuration



WRDI - Reset Write Enable Latch

The WRDI command disables all write activity by clearing the Write Enable Latch. The user can verify that writes are disabled by reading the WEL bit in the Status Register and verifying that WEL is equal to '0'. Figure 7 illustrates the WRDI command bus configuration.

Figure 7. WRDI Bus Configuration



Status Register and Write Protection

The write protection features of the FM25V20A are multi-tiered and are enabled through the status register. The Status Register is organized as follows. (The default value shipped from the factory for WEL, BP0, BP1, bits 4–5, WPEN is '0', and for bit 6 is '1').

Table 2. Status Register

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
WPEN (0)	X (1)	X (0)	X (0)	BP1 (0)	BP0 (0)	WEL (0)	X (0)

Table 3. Status Register Bit Definition

Bit	Definition	Description
Bit 0	Don't care	This bit is non-writable and always returns '0' upon read.
Bit 1 (WEL)	Write Enable	WEL indicates if the device is write enabled. This bit defaults to '0' (disabled) on power-up. WEL = 1 --> Write enabled WEL = 0 --> Write disabled
Bit 2 (BP0)	Block Protect bit '0'	Used for block protection. For details, see Table 4.
Bit 3 (BP1)	Block Protect bit '1'	Used for block protection. For details, see Table 4.
Bit 4-5	Don't care	These bits are non-writable and always return '0' upon read.
Bit 6	Don't care	This bit is non-writable and always returns '1' upon read.
Bit 7 (WPEN)	Write Protect Enable bit	Used to enable the function of Write Protect Pin ($\overline{WP}$). For details, see Table 5.

Bits 0 and 4-5 are fixed at '0' and bit 6 is fixed at '1'; none of these bits can be modified. Note that bit 0 ("Ready or Write in progress" bit in serial flash and EEPROM) is unnecessary, as the F-RAM writes in real-time and is never busy, so it reads out as a '0'. An exception to this is when the device is waking up from sleep mode, which is described in Sleep Mode on page 10. The BP1 and BP0 control the software write-protection features and are nonvolatile bits. The WEL flag indicates the state of the Write Enable Latch. Attempting to directly write the WEL bit in the Status Register has no effect on its state. This bit is internally set and cleared via the WREN and WRDI commands, respectively.

BP1 and BP0 are memory block write protection bits. They specify portions of memory that are write-protected as shown in Table 4.

Table 4. Block Memory Write Protection

BP1	BP0	Protected Address Range
0	0	None
0	1	30000h to 3FFFFh (upper 1/4)
1	0	20000h to 3FFFFh (upper 1/2)
1	1	00000h to 3FFFFh (all)

The BP1 and BP0 bits and the Write Enable Latch are the only mechanisms that protect the memory from writes. The remaining write protection features protect inadvertent changes to the block protect bits.

The write protect enable bit (WPEN) in the Status Register controls the effect of the hardware write protect ($\overline{WP}$) pin. When the WPEN bit is set to '0', the status of the $\overline{WP}$ pin is ignored. When the WPEN bit is set to '1', a LOW on the $\overline{WP}$ pin inhibits a write to the Status Register. Thus the Status Register is write-protected only when WPEN = 1 and $\overline{WP}$ = 0.

Table 5 summarizes the write protection conditions.

Table 5. Write Protection

WEL	WPEN	$\overline{WP}$	Protected Blocks	Unprotected Blocks	Status Register
0	X	X	Protected	Protected	Protected
1	0	X	Protected	Unprotected	Unprotected
1	1	0	Protected	Unprotected	Protected
1	1	1	Protected	Unprotected	Unprotected

RDSR - Read Status Register

The RDSR command allows the bus master to verify the contents of the Status Register. Reading the status register provides information about the current state of the write-protection features. Following the RDSR opcode, the FM25V20A will return one byte with the contents of the Status Register.

WRSR - Write Status Register

The WRSR command allows the SPI bus master to write into the Status Register and change the write protect configuration by setting the WPEN, BP0 and BP1 bits as required. Before issuing a WRSR command, the $\overline{WP}$ pin must be HIGH or inactive. Note that on the FM25V20A, $\overline{WP}$ only prevents writing to the Status Register, not the memory array. Before sending the WRSR command, the user must send a WREN command to enable writes. Executing a WRSR command is a write operation and therefore, clears the Write Enable Latch.

Figure 8. RDSR Bus Configuration



Figure 9. WRSR Bus Configuration (WREN not shown)



Memory Operation

The SPI interface, which is capable of a high clock frequency, highlights the fast write capability of the F-RAM technology. Unlike serial flash and EEPROMs, the FM25V20A can perform sequential writes at bus speed. No page register is needed and any number of sequential writes may be performed.

Write Operation

All writes to the memory begin with a WREN opcode with $\overline{CS}$ being asserted and deasserted. The next opcode is WRITE. The WRITE opcode is followed by a three-byte address containing the 18-bit address (A17-A0) of the first data byte to be written into the memory. The upper six bits of the three-byte address are ignored. Subsequent bytes are data bytes, which are written sequentially. Addresses are incremented internally as long as the bus master continues to issue clocks and keeps $\overline{CS}$ LOW. If the last address of 3FFFFh is reached, the counter will roll over to 00000h. Data is written MSB first. The rising edge of $\overline{CS}$ terminates a write operation. A write operation is shown in Figure 10.

Note When a burst write reaches a protected block address, the automatic address increment stops and all the subsequent data bytes received for write will be ignored by the device.

EEPROMs use page buffers to increase their write throughput. This compensates for the technology's inherently slow write operations. F-RAM memories do not have page buffers because each byte is written to the F-RAM array immediately after it is clocked in (after the eighth clock). This allows any number of bytes to be written without page buffer delays.

Note If the power is lost in the middle of the write operation, only the last completed byte will be written.

Read Operation

After the falling edge of $\overline{CS}$, the bus master can issue a READ opcode. Following the READ command is a three-byte address containing the 18-bit address (A17-A0) of the first byte of the read operation. The upper six bits of the address are ignored. After the opcode and address are issued, the device drives out the read data on the next eight clocks. The SI input is ignored during read data bytes. Subsequent bytes are data bytes, which are read out sequentially. Addresses are incremented internally as long as the bus master continues to issue clocks and $\overline{CS}$ is LOW. If the last address of 3FFFFh is reached, the counter will roll over to 00000h. Data is read MSB first. The rising edge of $\overline{CS}$ terminates a read operation and tristates the SO pin. A read operation is shown in Figure 11.

Fast Read Operation

The FM25V20A supports a FAST READ opcode (0Bh) that is provided for code compatibility with serial flash devices. The FAST READ opcode is followed by a three-byte address containing the 18-bit address (A17-A0) of the first byte of the read operation and then a dummy byte. The dummy byte inserts a read latency of 8-clock cycle. The fast read operation is otherwise the same as an ordinary read operation except that it requires an additional dummy byte. After receiving opcode, address, and a dummy byte, the FM25V20A starts driving its SO line with data bytes, with MSB first, and continues transmitting as long as the device is selected and the clock is available. In case of bulk read, the internal address counter is incremented automatically, and after the last address 3FFFFh is reached, the counter rolls over to 00000h. When the device is driving data on its SO line, any transition on its SI line is ignored. The rising edge of $\overline{CS}$ terminates a fast read operation and tristates the SO pin. A Fast Read operation is shown in Figure 12.

Figure 10. Memory Write (WREN not shown) Operation



Figure 11. Memory Read Operation



Figure 12. Fast Read Operation



Sleep Mode

A low-power sleep mode is implemented on the FM25V20 device. The device will enter the low-power state when the SLEEP opcode B9h is clocked in and a rising edge of $\overline{CS}$ is applied. When in sleep mode, the SCK and SI pins are ignored and SO will be HI-Z, but the device continues to monitor the $\overline{CS}$ pin. On the next falling edge of $\overline{CS}$, the device will return to normal operation within t_{REC} time. The SO pin remains in a HI-Z state during the wakeup period. The device does not necessarily respond to an opcode within the wakeup period. To start the wakeup procedure, the controller may send a “dummy” read, for example, and wait the remaining t_{REC} time.

Figure 13. Sleep Mode Operation



Device ID

The FM25V20A device can be interrogated for its manufacturer, product identification, and die revision. The RDID opcode 9Fh allows the user to read the manufacturer ID and product ID, both of which are read-only bytes. The JEDEC-assigned manufacturer ID places the Cypress (Ramtron) identifier in bank 7; therefore, there are six bytes of the continuation code 7Fh followed by the single byte C2h. There are two bytes of product ID, which includes a family code, a density code, a sub code, and the product revision code.

Table 6. Device ID

Device ID (9 bytes)	Device ID Description					
	71–16 (56 bits)	15–13 (3 bits)	12–8 (5 bits)	7–6 (2 bits)	5–3 (3 bits)	2–0 (3 bits)
	Manufacturer ID	Product ID				
		Family	Density	Sub	Rev	Rsvd
7F7F7F7F7F7FC22508h	01111111011111111011111110111 11110111111101111111111000010	001	00101	00	001	000

Figure 14. Read Device ID



Endurance

The FM25V20A devices are capable of being accessed at least 10^{14} times, reads or writes. An F-RAM memory operates with a read and restore mechanism. Therefore, an endurance cycle is applied on a row basis for each access (read or write) to the memory array. The F-RAM architecture is based on an array of rows and columns of 32K rows of 64-bits each. The entire row is internally accessed once, whether a single byte or all eight bytes are read or written. Each byte in the row is counted only once in an endurance calculation. Table 7 shows endurance calculations for a 64-byte repeating loop, which includes an opcode, a starting address, and a sequential 64-byte data stream. This causes each byte to experience one endurance cycle through the loop. F-RAM read and write endurance is virtually unlimited even at a 25-MHz clock rate.

Table 7. Time to Reach Endurance Limit for Repeating 64-byte Loop

SCK Freq (MHz)	Endurance Cycles/sec	Endurance Cycles/year	Years to Reach Limit
25	45,950	1.45×10^{12}	69.1
10	18,380	5.79×10^{11}	172.7
5	9,190	2.90×10^{11}	345.4

Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. These user guidelines are not tested.

Storage temperature ..... –55 °C to +125 °C

Maximum accumulated storage time
At 125 °C ambient temperature ..... 1000 h
At 85 °C ambient temperature ..... 10 Years

Ambient temperature
with power applied ..... –55 °C to +125 °C

Supply voltage on V_{DD} relative to V_{SS} .....–1.0 V to +4.5 V

Input voltage ..... –1.0 V to +4.5 V and $V_{IN} < V_{DD} + 1.0$ V

DC voltage applied to outputs
in High-Z state ..... –0.5 V to V_{DD} + 0.5 V

Transient voltage (< 20 ns) on
any pin to ground potential ..... –2.0 V to V_{DD} + 2.0 V

Package power dissipation
capability (T_A = 25 °C) ..... 1.0 W

Surface mount lead soldering
temperature (3 seconds) ..... +260 °C

DC output current
(1 output at a time, 1s duration) ..... 15 mA

Electrostatic Discharge Voltage Human Body

Model (JEDEC Std JESD22-A114-B) ..... 4 kV
Charged Device Model

(JEDEC Std JESD22-C101-A) ..... 1.25 kV

Latch-up current ..... > 140 mA

Operating Range

Range	Ambient Temperature (T_A)	V_{DD}
Industrial	–40 °C to +85 °C	2.0 V to 3.6 V

DC Electrical Characteristics

Over the Operating Range

Parameter	Description	Test Conditions		Min	Typ[2]	Max	Unit
V_{DD}	Power supply	–		2.0	3.3	3.6	V
I_{DD}	V_{DD} supply current	SCK toggling between V_{DD} – 0.2 V and V_{SS}, other inputs V_{SS} or V_{DD} – 0.2 V. SO = Open	f_{SCK} = 1 MHz	–	–	0.30	mA
			f_{SCK} = 25 MHz	–	1.3	2	mA
I_{SB}	V_{DD} standby current	$\overline{CS}$ = V_{DD}. All other inputs V_{SS} or V_{DD}.	T_A = 25 °C	–	100	150	µA
			T_A = 85 °C	–	–	250	µA
I_{ZZ}	Sleep mode current	$\overline{CS}$ = V_{DD}. All other inputs V_{SS} or V_{DD}.	T_A = 25 °C	–	3	5	µA
			T_A = 85 °C	–	–	8	µA
I_{LI}	Input leakage current	$V_{SS} \le V_{IN} \le V_{DD}$		–	–	±1	µA
I_{LO}	Output leakage current	$V_{SS} \le V_{OUT} \le V_{DD}$		–	–	±1	µA
V_{IH}	Input HIGH voltage	–		0.7 × V_{DD}	–	V_{DD} + 0.3	V
V_{IL}	Input LOW voltage	–		– 0.3	–	0.3 × V_{DD}	V
V_{OH1}	Output HIGH voltage	I_{OH} = –1 mA, V_{DD} = 2.7 V		2.4	–	–	V
V_{OH2}	Output HIGH voltage	I_{OH} = –100 µA		V_{DD} – 0.2	–	–	V
V_{OL1}	Output LOW voltage	I_{OL} = 2 mA, V_{DD} = 2.7 V		–	–	0.4	V
V_{OL2}	Output LOW voltage	I_{OL} = 150 µA		–	–	0.2	V

Note
2. Typical values are at 25 °C, V_{DD} = V_{DD}(typ). Not 100% tested.

Data Retention and Endurance

Parameter	Description	Test condition	Min	Max	Unit
T_{DR}	Data retention	T_A = 85 °C	10	–	Years
		T_A = 75 °C	38	–	Years
		T_A = 65 °C	151	–	Years
NV_C	Endurance	Over operating temperature	10^{14}	–	Cycles

Capacitance

Parameter[3]	Description	Test Conditions	Max	Unit
C_O	Output pin capacitance (SO)	T_A = 25 °C, f = 1 MHz, V_{DD} = V_{DD}(typ)	8	pF
C_I	Input pin capacitance		6	pF

Thermal Resistance

Parameter	Description	Test Conditions	8-pin PDIP	Unit
θ_{JA}	Thermal resistance (junction to ambient)	Test conditions follow standard test methods and procedures for measuring thermal impedance, per EIA / JESD51.	56	°C/W
θ_{JC}	Thermal resistance (junction to case)		43	°C/W

AC Test Conditions

Input pulse levels .....10% and 90% of V_{DD}
Input rise and fall times .....3 ns
Input and output timing reference levels .....0.5 × V_{DD}
Output load capacitance ..... 30 pF

Note
3. This parameter is characterized and not 100% tested.

AC Switching Characteristics

Over the Operating Range

Parameters[4]		Description	V_{DD} = 2.0 V to 3.6 V		Unit
Cypress Parameter	Alt. Parameter		Min	Max	
f_{SCK}	–	SCK clock frequency	0	25	MHz
t_{CH}	–	Clock HIGH time	18	–	ns
t_{CL}	–	Clock LOW time	18	–	ns
t_{CSU}	t_{CSS}	Chip select setup	12	–	ns
t_{CSH}	t_{CSH}	Chip select hold	12	–	ns
t_{OD}[5, 6]	t_{HZCS}	Output disable time	–	20	ns
t_{ODV}	t_{CO}	Output data valid time	–	16	ns
t_{OH}	–	Output hold time	0	–	ns
t_D	–	Deselect time	60	–	ns
t_R[6, 7]	–	Data in rise time	–	50	ns
t_F[6, 7]	–	Data in fall time	–	50	ns
t_{SU}	t_{SD}	Data setup time	8	–	ns
t_H	t_{HD}	Data hold time	8	–	ns

Figure 15. Synchronous Data Timing (Mode 0)



Notes

4. Test conditions assume a signal transition time of 3 ns or less, timing reference levels of 0.5 × V_{DD}, input pulse levels of 10% to 90% of V_{DD}, and output loading of the specified I_{OL}/I_{OH} and 30 pF load capacitance shown in AC Test Conditions on page 13.
5. t_{OD} and t_{HZ} are specified with a load capacitance of 5 pF. Transition is measured when the outputs enter a high impedance state.
6. Characterized but not 100% tested in production.
7. Rise and fall times measured between 10% and 90% of waveform.

Power Cycle Timing

Over the Operating Range

Parameter	Description	Min	Max	Unit
t_{PU}	Power-up V_{DD}(min) to first access ($\overline{CS}$ LOW)	1	–	ms
t_{PD}	Last access ($\overline{CS}$ HIGH) to power-down (V_{DD}(min))	0	–	µs
t_{VR}[8]	V_{DD} power-up ramp rate	50	–	µs/V
t_{VF}[8]	V_{DD} power-down ramp rate	100	–	µs/V
t_{REC}[9]	Recovery time from sleep mode	–	450	µs

Figure 16. Power Cycle Timing



Notes
8. Slope measured at any point on the V_{DD} waveform.
9. Guaranteed by design. Refer to Figure 13 for sleep mode recovery timing.

Ordering Information

Ordering Code	Package Diagram	Package Type	Operating Range
FM25V20A-PG	51-85075	8-pin PDIP	Industrial

All these parts are Pb-free. Contact your local Cypress sales representative for availability of these parts.

Ordering Code Definitions



Package Diagrams

Figure 17. 8-pin PDIP (300 Mils) Package Outline, 51-85075



Acronyms

Table 8. Acronyms Used in this Document

Acronym	Description
CPHA	Clock Phase
CPOL	Clock Polarity
EEPROM	Electrically Erasable Programmable Read-Only Memory
EIA	Electronic Industries Alliance
F-RAM	Ferroelectric Random Access Memory
I/O	Input/Output
JEDEC	Joint Electron Devices Engineering Council
JESD	JEDEC Standards
LSB	Least Significant Bit
MSB	Most Significant Bit
PDIP	Plastic Dual In-line Package
RoHS	Restriction of Hazardous Substances
SPI	Serial Peripheral Interface

Document Conventions

Units of Measure

Table 9. Units of Measure

Symbol	Unit of Measure
°C	degree Celsius
Hz	hertz
kHz	kilohertz
kΩ	kilohm
Mbit	megabit
MHz	megahertz
µA	microampere
µF	microfarad
µs	microsecond
mA	milliampere
ms	millisecond
ns	nanosecond
Ω	ohm
%	percent
pF	picofarad
V	volt
W	watt

Document History Page

Document Title: FM25V20A (PDIP), 2-Mbit (256 K × 8) Serial (SPI) F-RAM Document Number: 001-90311				
Rev.	**ECN No.**	**Orig. of Change**	**Submission Date**	**Description of Change**
**	4209374	GVCH	01/22/2014	New data sheet.
*A	4372701	GVCH	06/02/2014	Changed status from Preliminary to Final. Updated Maximum Ratings: Changed “Human Body Model” from 2 kV to 4 kV under Electrostatic Discharge Voltage. Changed “Charged Device Model” from 500 V to 1.25 kV under Electrostatic Discharge Voltage. Removed “Machine Model” under Electrostatic Discharge Voltage. Updated Ordering Information: Removed FM25V20A-PGES part number.
*B	4878813	ZSK / PSR	08/10/2015	Updated Maximum Ratings: Removed “Maximum junction temperature”. Added “Maximum accumulated storage time”. Added “Ambient temperature with power applied”. Updated Package Diagrams: spec 51-85075 – Changed revision from *C to *D. Updated to new template.
*C	6570676	GVCH	05/15/2019	Removed $\overline{\text{HOLD}}$ pin function related information: Logic Block Diagram: Removed $\overline{\text{HOLD}}$ pin. Pinout (Figure 1): Updated Pin 7 from $\overline{\text{HOLD}}$ to DNU. Pin Definitions: Removed $\overline{\text{HOLD}}$ related information from SO pin definition. Removed $\overline{\text{HOLD}}$ pin definition and added DNU pin definition. Figure 2 and Figure 3: Removed $\overline{\text{HOLD}}$ pin connection. Data Transmission (SI/SO): Removed $\overline{\text{HOLD}}$ pin related operation. Page 9: Removed $\overline{\text{HOLD}}$ Pin Operation. AC Switching Characteristics: Removed $\overline{\text{HOLD}}$ pin timings. Removed $\overline{\text{HOLD}}$ pin timing (Figure 16). Updated Copyright information.

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Arm® Cortex® Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Internet of Things	cypress.com/iot
Memory	cypress.com/memory
Microcontrollers	cypress.com/mcu
PSoC	cypress.com/psoc
Power Management ICs	cypress.com/pmic
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless Connectivity	cypress.com/wireless

PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

Cypress Developer Community

Community | Projects | Video | Blogs | Training | Components

Technical Support

cypress.com/support

FM25V20A

2-Mbit (256 K × 8) Serial (SPI) F-RAM

Features

- 2-Mbit ferroelectric random access memory (F-RAM) logically organized as 256 K × 8
  - High-endurance 100 trillion (10^{14}) read/writes
  - 151-year data retention (See the Data Retention and Endurance table)
  - NoDelay™ writes
  - Advanced high-reliability ferroelectric process
- Very fast SPI
  - Up to 40-MHz frequency
  - Direct hardware replacement for serial flash and EEPROM
  - Supports SPI mode 0 (0, 0) and mode 3 (1, 1)
- Sophisticated write protection scheme
  - Hardware protection using the Write Protect ($\overline{WP}$) pin
  - Software protection using Write Disable instruction
  - Software block protection for 1/4, 1/2, or entire array
- Device ID
  - Manufacturer ID and Product ID
- Low power consumption
  - 300 µA active current at 1 MHz
  - 100 µA (typ) standby current
  - 3 µA sleep mode current
- Low-voltage operation: V_{DD} = 2.0 V to 3.6 V
- Industrial temperature: –40 °C to +85 °C
- Packages
  - 8-pin small outline integrated circuit (SOIC) package
  - 8-pin dual flat no leads (DFN) package
- Restriction of hazardous substances (RoHS) compliant

Functional Overview

The FM25V20A is a 2-Mbit nonvolatile memory employing an advanced ferroelectric process. A ferroelectric random access memory or F-RAM is nonvolatile and performs reads and writes similar to a RAM. It provides reliable data retention for 151 years while eliminating the complexities, overhead, and system-level reliability problems caused by serial flash, EEPROM, and other nonvolatile memories.

Unlike serial flash and EEPROM, the FM25V20A performs write operations at bus speed. No write delays are incurred. Data is written to the memory array immediately after each byte is successfully transferred to the device. The next bus cycle can commence without the need for data polling. In addition, the product offers substantial write endurance compared with other nonvolatile memories. The FM25V20A is capable of supporting 10^{14} read/write cycles, or 100 million times more write cycles than EEPROM.

These capabilities make the FM25V20A ideal for nonvolatile memory applications, requiring frequent or rapid writes. Examples range from data collection, where the number of write cycles may be critical, to demanding industrial controls where the long write time of serial flash or EEPROM can cause data loss.

The FM25V20A provides substantial benefits to users of serial EEPROM or flash as a hardware drop-in replacement. The FM25V20A uses the high-speed SPI bus, which enhances the high-speed write capability of F-RAM technology. The device incorporates a read-only Device ID that allows the host to determine the manufacturer, product density, and product revision. The device specifications are guaranteed over an industrial temperature range of –40 °C to +85 °C.

For a complete list of related documentation, click here.

Logic Block Diagram



Contents

Pinouts

Figure 1. 8-pin SOIC Pinout



Figure 2. 8-pin DFN Pinout



Pin Definitions

Pin Name	I/O Type	Description
$\overline{CS}$	Input	**Chip Select**. This active LOW input activates the device. When HIGH, the device enters low-power standby mode, ignores other inputs, and the output is tristated. When LOW, the device internally activates the SCK signal. A falling edge on $\overline{CS}$ must occur before every opcode.
SCK	Input	**Serial Clock**. All I/O activity is synchronized to the serial clock. Inputs are latched on the rising edge and outputs occur on the falling edge. Because the device is synchronous, the clock frequency may be any value between 0 and 40 MHz and may be interrupted at any time.
SI[1]	Input	**Serial Input**. All data is input to the device on this pin. The pin is sampled on the rising edge of SCK and is ignored at other times. It should always be driven to a valid logic level to meet IDD specifications.
SO[1]	Output	**Serial Output**. This is the data output pin. It is driven during a read and remains tristated at all other times. Data transitions are driven on the falling edge of the serial clock.
$\overline{WP}$	Input	**Write Protect**. This Active LOW pin prevents write operation to the Status Register when WPEN is set to '1'. This is critical because other write protection features are controlled through the Status Register. A complete explanation of write protection is provided in Status Register and Write Protection on page 7. This pin must be tied to V_{DD} if not used.
DNU	Do Not Use	**Do Not Use**. Either leave this pin floating (not connected on the board) or tie to V_{DD}.
V_{SS}	Power Supply	Ground for the device. Must be connected to the ground of the system.
V_{DD}	Power Supply	Power supply input to the device.
EXPOSED PAD	No Connect	The EXPOSED PAD on the bottom of 8-pin DFN package is not connected to the die. The EXPOSED PAD should not be soldered on the PCB.

Note
1. SI may be connected to SO for a single pin data interface.

Overview

The FM25V20A is a serial F-RAM memory. The memory array is logically organized as 262,144 × 8 bits and is accessed using an industry-standard SPI bus. The functional operation of the F-RAM is similar to serial flash and serial EEPROMs. The major difference between the FM25V20A and a serial flash or EEPROM with the same pinout is the F-RAM's superior write performance, high endurance, and low power consumption.

Memory Architecture

When accessing the FM25V20A, the user addresses 256K locations of eight data bits each. These eight data bits are shifted in or out serially. The addresses are accessed using the SPI protocol, which includes a chip select (to permit multiple devices on the bus), an opcode, and a three-byte address. The upper 6 bits of the address range are 'don't care' values. The complete address of 18 bits specifies each byte address uniquely.

Most functions of the FM25V20A are either controlled by the SPI interface or handled by on-board circuitry. The access time for the memory operation is essentially zero, beyond the time needed for the serial protocol. That is, the memory is read or written at the speed of the SPI bus. Unlike a serial flash or EEPROM, it is not necessary to poll the device for a ready condition because writes occur at bus speed. By the time a new bus transaction can be shifted into the device, a write operation is complete. This is explained in more detail in the interface section.

Serial Peripheral Interface – SPI Bus

The FM25V20A is a SPI slave device and operates at speeds up to 40 MHz. This high-speed serial bus provides high-performance serial communication to a SPI master. Many common microcontrollers have hardware SPI ports allowing a direct interface. It is quite simple to emulate the port using ordinary port pins for microcontrollers that do not. The FM25V20A operates in SPI Mode 0 and 3.

SPI Overview

The SPI is a four-pin interface with Chip Select ($\overline{CS}$), Serial Input (SI), Serial Output (SO), and Serial Clock (SCK) pins.

The SPI is a synchronous serial interface, which uses clock and data pins for memory access and supports multiple devices on the data bus. A device on the SPI bus is activated using the $\overline{CS}$ pin.

The relationship between chip select, clock, and data is dictated by the SPI mode. This device supports SPI modes 0 and 3. In both of these modes, data is clocked into the F-RAM on the rising edge of SCK starting from the first rising edge after $\overline{CS}$ goes active.

The SPI protocol is controlled by opcodes. These opcodes specify the commands from the bus master to the slave device. After $\overline{CS}$ is activated, the first byte transferred from the bus master is the opcode. Following the opcode, any addresses and data are then transferred. The $\overline{CS}$ must go inactive after an operation is complete and before a new opcode can be issued. The commonly used terms in the SPI protocol are as follows:

SPI Master

The SPI master device controls the operations on a SPI bus. An SPI bus may have only one master with one or more slave devices. All the slaves share the same SPI bus lines and the master may select any of the slave devices using the $\overline{CS}$ pin. All of the operations must be initiated by the master activating a slave device by pulling the $\overline{CS}$ pin of the slave LOW. The master also generates the SCK and all the data transmission on SI and SO lines are synchronized with this clock.

SPI Slave

The SPI slave device is activated by the master through the Chip Select line. A slave device gets the SCK as an input from the SPI master and all the communication is synchronized with this clock. An SPI slave never initiates a communication on the SPI bus and acts only on the instruction from the master.

The FM25V20A operates as an SPI slave and may share the SPI bus with other SPI slave devices.

Chip Select ($\overline{CS}$)

To select any slave device, the master needs to pull down the corresponding $\overline{CS}$ pin. Any instruction can be issued to a slave device only while the $\overline{CS}$ pin is LOW. When the device is not selected, data through the SI pin is ignored and the serial output pin (SO) remains in a high-impedance state.

Note A new instruction must begin with the falling edge of $\overline{CS}$. Therefore, only one opcode can be issued for each active Chip Select cycle.

Serial Clock (SCK)

The Serial Clock is generated by the SPI master and the communication is synchronized with this clock after $\overline{CS}$ goes LOW.

The FM25V20A enables SPI modes 0 and 3 for data communication. In both of these modes, the inputs are latched by the slave device on the rising edge of SCK and outputs are issued on the falling edge. Therefore, the first rising edge of SCK signifies the arrival of the first bit (MSB) of a SPI instruction on the SI pin. Further, all data inputs and outputs are synchronized with SCK.

Data Transmission (SI/SO)

The SPI data bus consists of two lines, SI and SO, for serial data communication. SI is also referred to as Master Out Slave In (MOSI) and SO is referred to as Master In Slave Out (MISO). The master issues instructions to the slave through the SI pin, while the slave responds through the SO pin. Multiple slave devices may share the SI and SO lines as described earlier.

The FM25V20A has two separate pins for SI and SO, which can be connected with the master as shown in Figure 3.

For a microcontroller that has no dedicated SPI bus, a general-purpose port may be used. To reduce hardware resources on the controller, it is possible to connect the two data pins (SI, SO) together and tie off (HIGH) the $\overline{WP}$ pin. Figure 4 shows such a configuration, which uses only three pins.

Most Significant Bit (MSB)

The SPI protocol requires that the first bit to be transmitted is the Most Significant bit (MSB). This is valid for both address and data transmission.

The 2-Mbit serial F-RAM requires a 3-byte address for any read or write operation. Because the address is only 18 bits, the first six bits, which are fed in are ignored by the device. Although these six bits are ‘don’t care’, Cypress recommends that these bits be set to 0s to enable seamless transition to higher memory densities.

Serial Opcode

After the slave device is selected with $\overline{CS}$ going LOW, the first byte received is treated as the opcode for the intended operation. FM25V20A uses the standard opcodes for memory accesses.

Invalid Opcode

If an invalid opcode is received, the opcode is ignored and the device ignores any additional serial data on the SI pin until the next falling edge of $\overline{CS}$, and the SO pin remains tristated.

Status Register

FM25V20A has an 8-bit Status Register. The bits in the Status Register are used to configure the device. These bits are described in Table 3 on page 7.

Figure 3. System Configuration with SPI Port



Figure 4. System Configuration without SPI Port



SPI Modes

FM25V20A may be driven by a microcontroller with its SPI peripheral running in either of the following two modes:

- SPI Mode 0 (CPOL = 0, CPHA = 0)
- SPI Mode 3 (CPOL = 1, CPHA = 1)

For both these modes, the input data is latched in on the rising edge of SCK starting from the first rising edge after $\overline{CS}$ goes active. If the clock starts from a HIGH state (in mode 3), the first rising edge after the clock toggles is considered. The output data is available on the falling edge of SCK.

The two SPI modes are shown in Figure 5 and Figure 6. The status of the clock when the bus master is not transferring data is:

- SCK remains at 0 for Mode 0
- SCK remains at 1 for Mode 3

The device detects the SPI mode from the status of the SCK pin when the device is selected by bringing the $\overline{CS}$ pin LOW. If the SCK pin is LOW when the device is selected, SPI Mode 0 is assumed and if the SCK pin is HIGH, it works in SPI Mode 3.

Figure 5. SPI Mode 0



Figure 6. SPI Mode 3



Power Up to First Access

The FM25V20A is not accessible for a t_{PU} time after power-up. Users must comply with the timing parameter, t_{PU}, which is the minimum time from V_{DD} (min) to the first $\overline{CS}$ LOW.

Command Structure

There are nine commands, called opcodes, that can be issued by the bus master to the FM25V20A. They are listed in Table 1. These opcodes control the functions performed by the memory.

Table 1. Opcode Commands

Name	Description	Opcode
WREN	Set write enable latch	0000 0110b
WRDI	Reset write enable latch	0000 0100b
RDSR	Read Status Register	0000 0101b
WRSR	Write Status Register	0000 0001b
READ	Read memory data	0000 0011b
FSTRD	Fast read memory data	0000 1011b
WRITE	Write memory data	0000 0010b
SLEEP	Enter sleep mode	1011 1001b
RDID	Read device ID	1001 1111b

WREN - Set Write Enable Latch

The FM25V20A will power up with writes disabled. The WREN command must be issued before any write operation. Sending the WREN opcode allows the user to issue subsequent opcodes for write operations. These include writing the Status Register (WRSR) and writing the memory (WRITE).

Sending the WREN opcode causes the internal Write Enable Latch to be set. A flag bit in the Status Register, called WEL, indicates the state of the latch. WEL = 1 indicates that writes are permitted. Attempting to write the WEL bit in the Status Register has no effect on the state of this bit – only the WREN opcode can set this bit. The WEL bit will be automatically cleared on the rising edge of CS following a WRDI, a WRSR, or a WRITE operation. This prevents further writes to the Status Register or the F-RAM array without another WREN command. Figure 7 illustrates the WREN command bus configuration.

Figure 7. WREN Bus Configuration



WRDI - Reset Write Enable Latch

The WRDI command disables all write activity by clearing the Write Enable Latch. The user can verify that writes are disabled by reading the WEL bit in the Status Register and verifying that WEL is equal to '0'. Figure 8 illustrates the WRDI command bus configuration.

Figure 8. WRDI Bus Configuration



Status Register and Write Protection

The write protection features of the FM25V20A are multi-tiered and are enabled through the status register. The Status Register is organized as follows. (The default value shipped from the factory for WEL, BP0, BP1, bits 4–5, WPEN is ‘0’, and for bit 6 is ‘1’).

Table 2. Status Register

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
WPEN (0)	X (1)	X (0)	X (0)	BP1 (0)	BP0 (0)	WEL (0)	X (0)

Table 3. Status Register Bit Definition

Bit	Definition	Description
Bit 0	Don’t care	This bit is non-writable and always returns ‘0’ upon read.
Bit 1 (WEL)	Write Enable	WEL indicates if the device is write enabled. This bit defaults to ‘0’ (disabled) on power-up. WEL = 1 --> Write enabled WEL = 0 --> Write disabled
Bit 2 (BP0)	Block Protect bit ‘0’	Used for block protection. For details, see Table 4.
Bit 3 (BP1)	Block Protect bit ‘1’	Used for block protection. For details, see Table 4.
Bit 4-5	Don’t care	These bits are non-writable and always return ‘0’ upon read.
Bit 6	Don’t care	This bit is non-writable and always returns ‘1’ upon read.
Bit 7 (WPEN)	Write Protect Enable bit	Used to enable the function of Write Protect Pin ($\overline{WP}$). For details, see Table 5.

Bits 0 and 4-5 are fixed at ‘0’ and bit 6 is fixed at ‘1’; none of these bits can be modified. Note that bit 0 ("Ready or Write in progress” bit in serial flash and EEPROM) is unnecessary, as the F-RAM writes in real-time and is never busy, so it reads out as a ‘0’. An exception to this is when the device is waking up from sleep mode, which is described in Sleep Mode on page 10. The BP1 and BP0 control the software write-protection features and are nonvolatile bits. The WEL flag indicates the state of the Write Enable Latch. Attempting to directly write the WEL bit in the Status Register has no effect on its state. This bit is internally set and cleared via the WREN and WRDI commands, respectively.

BP1 and BP0 are memory block write protection bits. They specify portions of memory that are write-protected as shown in Table 4.

Table 4. Block Memory Write Protection

BP1	BP0	Protected Address Range
0	0	None
0	1	30000h to 3FFFFh (upper 1/4)
1	0	20000h to 3FFFFh (upper 1/2)
1	1	00000h to 3FFFFh (all)

The BP1 and BP0 bits and the Write Enable Latch are the only mechanisms that protect the memory from writes. The remaining write protection features protect inadvertent changes to the block protect bits.

The write protect enable bit (WPEN) in the Status Register controls the effect of the hardware write protect ($\overline{WP}$) pin. When the WPEN bit is set to '0', the status of the $\overline{WP}$ pin is ignored. When the WPEN bit is set to '1', a LOW on the $\overline{WP}$ pin inhibits a write to the Status Register. Thus the Status Register is write-protected only when WPEN = 1 and $\overline{WP}$ = 0.

Table 5 summarizes the write protection conditions.

Table 5. Write Protection

WEL	WPEN	$\overline{WP}$	Protected Blocks	Unprotected Blocks	Status Register
0	X	X	Protected	Protected	Protected
1	0	X	Protected	Unprotected	Unprotected
1	1	0	Protected	Unprotected	Protected
1	1	1	Protected	Unprotected	Unprotected

RDSR - Read Status Register

The RDSR command allows the bus master to verify the contents of the Status Register. Reading the status register provides information about the current state of the write-protection features. Following the RDSR opcode, the FM25V20A will return one byte with the contents of the Status Register.

WRSR - Write Status Register

The WRSR command allows the SPI bus master to write into the Status Register and change the write protect configuration by setting the WPEN, BP0 and BP1 bits as required. Before issuing a WRSR command, the WP pin must be HIGH or inactive. Note that on the FM25V20A, WP only prevents writing to the Status Register, not the memory array. Before sending the WRSR command, the user must send a WREN command to enable writes. Executing a WRSR command is a write operation and therefore, clears the Write Enable Latch.

Figure 9. RDSR Bus Configuration



Figure 10. WRSR Bus Configuration (WREN not shown)



Memory Operation

The SPI interface, which is capable of a high clock frequency, highlights the fast write capability of the F-RAM technology. Unlike serial flash and EEPROMs, the FM25V20A can perform sequential writes at bus speed. No page register is needed and any number of sequential writes may be performed.

Write Operation

All writes to the memory begin with a WREN opcode with $\overline{CS}$ being asserted and deasserted. The next opcode is WRITE. The WRITE opcode is followed by a three-byte address containing the 18-bit address (A17-A0) of the first data byte to be written into the memory. The upper six bits of the three-byte address are ignored. Subsequent bytes are data bytes, which are written sequentially. Addresses are incremented internally as long as the bus master continues to issue clocks and keeps $\overline{CS}$ LOW. If the last address of 3FFFFh is reached, the counter will roll over to 00000h. Data is written MSB first. The rising edge of $\overline{CS}$ terminates a write operation. A write operation is shown in Figure 11.

Note When a burst write reaches a protected block address, the automatic address increment stops and all the subsequent data bytes received for write will be ignored by the device.

EEPROMs use page buffers to increase their write throughput. This compensates for the technology's inherently slow write operations. F-RAM memories do not have page buffers because each byte is written to the F-RAM array immediately after it is clocked in (after the eighth clock). This allows any number of bytes to be written without page buffer delays.

Note If the power is lost in the middle of the write operation, only the last completed byte will be written.

Read Operation

After the falling edge of $\overline{CS}$, the bus master can issue a READ opcode. Following the READ command is a three-byte address containing the 18-bit address (A17-A0) of the first byte of the read operation. The upper six bits of the address are ignored. After the opcode and address are issued, the device drives out the read data on the next eight clocks. The SI input is ignored during read data bytes. Subsequent bytes are data bytes, which are read out sequentially. Addresses are incremented internally as long as the bus master continues to issue clocks and $\overline{CS}$ is LOW. If the last address of 3FFFFh is reached, the counter will roll over to 00000h. Data is read MSB first. The rising edge of $\overline{CS}$ terminates a read operation and tristates the SO pin. A read operation is shown in Figure 12.

Fast Read Operation

The FM25V20A supports a FAST READ opcode (0Bh) that is provided for code compatibility with serial flash devices. The FAST READ opcode is followed by a three-byte address containing the 18-bit address (A17-A0) of the first byte of the read operation and then a dummy byte. The dummy byte inserts a read latency of 8-clock cycle. The fast read operation is otherwise the same as an ordinary read operation except that it requires an additional dummy byte. After receiving opcode, address, and a dummy byte, the FM25V20A starts driving its SO line with data bytes, with MSB first, and continues transmitting as long as the device is selected and the clock is available. In case of bulk read, the internal address counter is incremented automatically, and after the last address 3FFFFh is reached, the counter rolls over to 00000h. When the device is driving data on its SO line, any transition on its SI line is ignored. The rising edge of $\overline{CS}$ terminates a fast read operation and tristates the SO pin. A Fast Read operation is shown in Figure 13.

Figure 11. Memory Write (WREN not shown) Operation



Figure 12. Memory Read Operation



Figure 13. Fast Read Operation



Sleep Mode

A low-power sleep mode is implemented on the FM25V20A device. The device will enter the low-power state when the SLEEP opcode B9h is clocked in and a rising edge of CS is applied. When in sleep mode, the SCK and SI pins are ignored and SO will be HI-Z, but the device continues to monitor the CS pin. On the next falling edge of CS, the device will return to normal operation within t_{REC} time. The SO pin remains in a HI-Z state during the wakeup period. The device does not necessarily respond to an opcode within the wakeup period. To start the wakeup procedure, the controller may send a “dummy” read, for example, and wait the remaining t_{REC} time.

Figure 14. Sleep Mode Operation



Device ID

The FM25V20A device can be interrogated for its manufacturer, product identification, and die revision. The RDID opcode 9Fh allows the user to read the manufacturer ID and product ID, both of which are read-only bytes. The JEDEC-assigned manufacturer ID places the Cypress (Ramtron) identifier in bank 7; therefore, there are six bytes of the continuation code 7Fh followed by the single byte C2h. There are two bytes of product ID, which includes a family code, a density code, a sub code, and the product revision code.

Table 6. Device ID

Device ID (9 bytes)	Device ID Description					
	71–16 (56 bits)	15–13 (3 bits)	12–8 (5 bits)	7–6 (2 bits)	5–3 (3 bits)	2–0 (3 bits)
	Manufacturer ID	Product ID				
		Family	Density	Sub	Rev	Rsvd
7F7F7F7F7F7FC22508h	01111111011111110111111101111111011111111111000010	001	00101	00	001	000

Figure 15. Read Device ID



Endurance

The FM25V20A devices are capable of being accessed at least 10^{14} times, reads or writes. An F-RAM memory operates with a read and restore mechanism. Therefore, an endurance cycle is applied on a row basis for each access (read or write) to the memory array. The F-RAM architecture is based on an array of rows and columns of 32K rows of 64-bits each. The entire row is internally accessed once, whether a single byte or all eight bytes are read or written. Each byte in the row is counted only once in an endurance calculation. Table 7 shows endurance calculations for a 64-byte repeating loop, which includes an opcode, a starting address, and a sequential 64-byte data stream. This causes each byte to experience one endurance cycle through the loop. F-RAM read and write endurance is virtually unlimited even at a 40-MHz clock rate.

Table 7. Time to Reach Endurance Limit for Repeating 64-byte Loop

SCK Freq (MHz)	Endurance Cycles/sec	Endurance Cycles/year	Years to Reach Limit
40	73,520	2.32×10^{12}	43.1
10	18,380	5.79×10^{11}	172.7
5	9,190	2.90×10^{11}	345.4

Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. These user guidelines are not tested.

Storage temperature ..... –55 °C to +125 °C

Maximum accumulated storage time
At 125 °C ambient temperature ..... 1000 h
At 85 °C ambient temperature ..... 10 Years

Ambient temperature
with power applied ..... –55 °C to +125 °C

Supply voltage on V_{DD} relative to V_{SS} .....–1.0 V to +4.5 V

Input voltage ..... –1.0 V to +4.5 V and $V_{IN} < V_{DD} + 1.0$ V

DC voltage applied to outputs
in High-Z state ..... –0.5 V to V_{DD} + 0.5 V

Transient voltage (< 20 ns) on
any pin to ground potential ..... –2.0 V to V_{DD} + 2.0 V

Package power dissipation
capability (T_A = 25 °C) ..... 1.0 W

Surface mount lead soldering
temperature (3 seconds) ..... +260 °C

DC output current (1 output at a time, 1s duration) .... 15 mA

Electrostatic Discharge Voltage

Human Body Model (JEDEC Std JESD22-A114-B) ..... 2 kV

Charged Device Model

(JEDEC Std JESD22-C101-A) ..... 500 V

Latch-up current ..... > 140 mA

Operating Range

Range	Ambient Temperature (T_A)	V_{DD}
Industrial	–40 °C to +85 °C	2.0 V to 3.6 V

DC Electrical Characteristics

Over the Operating Range

Parameter	Description	Test Conditions		Min	Typ[2]	Max	Unit
V_{DD}	Power supply			2.0	3.3	3.6	V
I_{DD}	V_{DD} supply current	SCK toggling between V_{DD} – 0.2 V and V_{SS}, other inputs V_{SS} or V_{DD} – 0.2 V. SO = Open	f_{SCK} = 1 MHz	–	0.13	0.30	mA
			f_{SCK} = 40 MHz	–	1.4	3	mA
I_{SB}	V_{DD} standby current	$\overline{CS}$ = V_{DD}. All other inputs V_{SS} or V_{DD}.	T_A = 25 °C	–	100	150	µA
			T_A = 85 °C	–	–	250	µA
I_{ZZ}	Sleep mode current	$\overline{CS}$ = V_{DD}. All other inputs V_{SS} or V_{DD}.	T_A = 25 °C	–	3	5	µA
			T_A = 85 °C	–	–	8	µA
I_{LI}	Input leakage current	$V_{SS} \le V_{IN} \le V_{DD}$		–	–	±1	µA
I_{LO}	Output leakage current	$V_{SS} \le V_{OUT} \le V_{DD}$		–	–	±1	µA
V_{IH}	Input HIGH voltage			0.7 × V_{DD}	–	V_{DD} + 0.3	V
V_{IL}	Input LOW voltage			– 0.3	–	0.3 × V_{DD}	V
V_{OH1}	Output HIGH voltage	I_{OH} = –1 mA, V_{DD} = 2.7 V.		2.4	–	–	V
V_{OH2}	Output HIGH voltage	I_{OH} = –100 µA		V_{DD} – 0.2	–	–	V
V_{OL1}	Output LOW voltage	I_{OL} = 2 mA, V_{DD} = 2.7 V		–	–	0.4	V
V_{OL2}	Output LOW voltage	I_{OL} = 150 µA		–	–	0.2	V

Note
2. Typical values are at 25 °C, V_{DD} = V_{DD} (typ). Not 100% tested.

Data Retention and Endurance

Parameter	Description	Test condition	Min	Max	Unit
T_{DR}	Data retention	T_A = 85 °C	10	–	Years
		T_A = 75 °C	38	–	Years
		T_A = 65 °C	151	–	Years
NV_C	Endurance	Over operating temperature	10^{14}	–	Cycles

Capacitance

Parameter[3]	Description	Test Conditions	Max	Unit
C_O	Output pin capacitance (SO)	T_A = 25 °C, f = 1 MHz, V_{DD} = V_{DD}(typ)	8	pF
C_I	Input pin capacitance		6	pF

Thermal Resistance

Parameter	Description	Test Conditions	8-pin SOIC	8-pin DFN	Unit
θ_{JA}	Thermal resistance (junction to ambient)	Test conditions follow standard test methods and procedures for measuring thermal impedance, per EIA / JESD51.	114	30	°C/W
θ_{JC}	Thermal resistance (junction to case)		40	11	°C/W

AC Test Conditions

- Input pulse levels 10% and 90% of V_{DD}
- Input rise and fall times 3 ns
- Input and output timing reference levels 0.5 × V_{DD}
- Output load capacitance 30 pF

Note
3. This parameter is periodically sampled and not 100% tested.

AC Switching Characteristics

Over the Operating Range

Parameters[4]		Description	V_{DD} = 2.0 V to 2.7 V		V_{DD} = 2.7 V to 3.6 V		Unit
Cypress Parameter	Alt. Parameter		Min	Max	Min	Max	
f_{SCK}	–	SCK clock frequency	0	25	0	40	MHz
t_{CH}	–	Clock HIGH time	18	–	11	–	ns
t_{CL}	–	Clock LOW time	18	–	11	–	ns
t_{CSU}	t_{CSS}	Chip select setup	12	–	10	–	ns
t_{CSH}	t_{CSH}	Chip select hold	12	–	10	–	ns
t_{OD}[5, 6]	t_{HZCS}	Output disable time	–	20	–	12	ns
t_{ODV}	t_{CO}	Output data valid time	–	16	–	9	ns
t_{OH}	–	Output hold time	0	–	0	–	ns
t_D	–	Deselect time	60	–	40	–	ns
t_R[6, 7]	–	Data in rise time	–	50	–	50	ns
t_F[6, 7]	–	Data in fall time	–	50	–	50	ns
t_{SU}	t_{SD}	Data setup time	8	–	5	–	ns
t_H	t_{HD}	Data hold time	8	–	5	–	ns

Figure 16. Synchronous Data Timing (Mode 0)



Notes
4. Test conditions assume a signal transition time of 3 ns or less, timing reference levels of 0.5 × V_{DD}, input pulse levels of 10% to 90% of V_{DD}, and output loading of the specified I_{OL}/I_{OH} and 30 pF load capacitance shown in AC Test Conditions on page 13.
5. t_{OD} and t_{HZ} are specified with a load capacitance of 5 pF. Transition is measured when the outputs enter a high impedance state
6. Characterized but not 100% tested in production.
7. Rise and fall times measured between 10% and 90% of waveform.

Power Cycle Timing

Over the Operating Range

Parameter	Description	Min	Max	Unit
t_{PU}	Power-up V_{DD}(min) to first access ($\overline{CS}$ LOW)	1	–	ms
t_{PD}	Last access ($\overline{CS}$ HIGH) to power-down (V_{DD}(min))	0	–	µs
t_{VR}[8]	V_{DD} power-up ramp rate	50	–	µs/V
t_{VF}[8]	V_{DD} power-down ramp rate	100	–	µs/V
t_{REC}[9]	Recovery time from sleep mode	–	450	µs

Figure 17. Power Cycle Timing



Notes
8. Slope measured at any point on the V_{DD} waveform.
9. Guaranteed by design. Refer to Figure 14 for sleep mode recovery timing.

Ordering Information

Ordering Code	Package Diagram	Package Type	Operating Range
FM25V20A-G	001-85261	8-pin SOIC	Industrial
FM25V20A-GTR			
FM25V20A-DG	001-85579	8-pin DFN	
FM25V20A-DGTR			

All these parts are Pb-free. Contact your local Cypress sales representative for availability of these parts.

Ordering Code Definitions



Package Diagrams

Figure 18. 8-pin SOIC (208 Mils) Package Outline, 001-85261



Package Diagrams (continued)

Figure 19. 8-pin DFN (5 mm × 6 mm × 0.75 mm) Package Outline, 001-85579



NOTE:
1. ALL DIMENSION ARE IN mm. ANGLES IN DEGREES.
2. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS. COPLANARITY SHALL NOT EXCEED 0.08mm.
3. WARPAGE SHALL NOT EXCEED 0.10mm.
4. PACKAGE LENGTH / PACKAGE WIDTH ARE CONSIDERED AS SPECIAL CHARACTERISTICS.(S)
5. REFER TO JEDEC MO-229.
6. FRAME STOCK# FL0106 (Ag Ring Plate), UTL PKG CODE TD56G008A OR TD500X600G008A OR TD500T600G008A OR TD500L600G008A OR TD500U600G008A.
7. L/F STOCK# FR0221 (Ag Ring), UTL PKG CODE TD500E600G008A OR TD500S600G008A OR TD500M600G008A OR TD500D600G008A.

001-85579 *A

Acronyms

Table 8. Acronyms Used in this Document

Acronym	Description
CPHA	Clock Phase
CPOL	Clock Polarity
EEPROM	Electrically Erasable Programmable Read-Only Memory
EIA	Electronic Industries Alliance
F-RAM	Ferroelectric Random Access Memory
I/O	Input/Output
JEDEC	Joint Electron Devices Engineering Council
JESD	JEDEC standards
LSB	Least Significant Bit
MSB	Most Significant Bit
RoHS	Restriction of Hazardous Substances
SPI	Serial Peripheral Interface
SOIC	Small Outline Integrated Circuit
DFN	Dual Flat No-lead

Document Conventions

Units of Measure

Table 9. Units of Measure

Symbol	Unit of Measure
°C	degree Celsius
Hz	hertz
kHz	kilohertz
kΩ	kilohm
Mbit	megabit
MHz	megahertz
µA	microampere
µF	microfarad
µs	microsecond
mA	milliampere
ms	millisecond
ns	nanosecond
Ω	ohm
%	percent
pF	picofarad
V	volt
W	watt

Document History Page

Document Title: FM25V20A, 2-Mbit (256 K × 8) Serial (SPI) F-RAM Document Number: 001-90261				
Rev.	**ECN No.**	**Orig. of Change**	**Submission Date**	**Description of Change**
**	4211116	GVCH	01/23/2014	New data sheet.
*A	4372700	GVCH	05/07/2014	Changed status from Preliminary to Final. Updated Maximum Ratings: Removed “Machine Model” under “Electrostatic Discharge Voltage”. Updated Thermal Resistance: Changed value of Θ_{JA} corresponding to 8-pin TDFN package from 17 °C/W to 30 °C/W. Updated Ordering Information: Removed FM25V20A-GES and FM25V20A-DGES part numbers.
*B	4379377	GVCH	05/14/2014	No technical updates.
*C	4462029	ZSK	07/31/2014	Updated Package Diagrams: Updated 8-pin DFN package spec to the current revision.
*D	4567856	ZSK	11/12/2014	Added related documentation hyperlink in page 1.
*E	4694684	GVCH	03/25/2015	Replaced “TDFN” with “DFN” in all instances across the document. Updated Pin Definitions: Updated details in “Description” column of “EXPOSED PAD” pin.
*F	4878813	ZSK / PSR	08/10/2015	Updated Maximum Ratings: Removed “Maximum junction temperature”. Added “Maximum accumulated storage time”. Added “Ambient temperature with power applied”. Updated to new template.
*G	5777851	AESATMP9	06/19/2017	Updated logo and copyright.
*H	6570676	GVCH	05/15/2019	Removed $\overline{\text{HOLD}}$ pin function related information: Logic Block Diagram: Removed $\overline{\text{HOLD}}$ pin. Pinouts (Figure 1 and Figure 2): Updated Pin 7 from $\overline{\text{HOLD}}$ to DNU. Pin Definitions: Removed $\overline{\text{HOLD}}$ related information from SO pin definition. Removed $\overline{\text{HOLD}}$ pin definition and added DNU pin definition. Figure 3 and Figure 4: Removed $\overline{\text{HOLD}}$ pin connection. Data Transmission (SI/SO): Removed $\overline{\text{HOLD}}$ pin related operation. Page 10: Removed $\overline{\text{HOLD}}$ Pin Operation. AC Switching Characteristics: Removed $\overline{\text{HOLD}}$ pin timings. Removed $\overline{\text{HOLD}}$ pin timing (Figure 16). Updated Copyright information.

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Arm® Cortex® Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Internet of Things	cypress.com/iot
Memory	cypress.com/memory
Microcontrollers	cypress.com/mcu
PSoC	cypress.com/psoc
Power Management ICs	cypress.com/pmic
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless Connectivity	cypress.com/wireless

PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

Cypress Developer Community

Community | Projects | Video | Blogs | Training | Components

Technical Support

cypress.com/support